mirror of
https://github.com/RPCS3/llvm.git
synced 2025-03-04 00:29:28 +00:00
Fix a x86-64 static codegen bug. This fixes a lot of x86-64 jit failures.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@45733 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
750ec00436
commit
b1a9aec515
@ -1091,7 +1091,10 @@ SDNode *X86DAGToDAGISel::Select(SDOperand N) {
|
||||
// Turn ADD X, c to MOV32ri X+c. This cannot be done with tblgen'd
|
||||
// code and is matched first so to prevent it from being turned into
|
||||
// LEA32r X+c.
|
||||
// In 64-bit mode, use LEA to take advantage of RIP-relative addressing.
|
||||
// In 64-bit small code size mode, use LEA to take advantage of
|
||||
// RIP-relative addressing.
|
||||
if (TM.getCodeModel() != CodeModel::Small)
|
||||
break;
|
||||
MVT::ValueType PtrVT = TLI.getPointerTy();
|
||||
SDOperand N0 = N.getOperand(0);
|
||||
SDOperand N1 = N.getOperand(1);
|
||||
|
Loading…
x
Reference in New Issue
Block a user