RPCS3/llvm
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm.git synced 2025-02-03 09:14:30 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Fix some may-be-uninitialized var warnings.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@91878 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Daniel Dunbar 2009-12-22 01:41:37 +00:00
parent 336e06bd0f
commit baf2e35e18
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
lib/Target/X86/Disassembler/X86DisassemblerDecoder.c
View File

@ -64,7 +64,7 @@ static inline InstructionContext contextForAttrs(uint8_t attrMask) {
static inline int modRMRequired(OpcodeType type,
InstructionContext insnContext,
uint8_t opcode) {
const struct ContextDecision* decision;
const struct ContextDecision* decision = 0;
switch (type) {
case ONEBYTE:
@ -714,8 +714,8 @@ static int getID(struct InternalInstruction* insn) {
* @return - 0 if the SIB byte was successfully read; nonzero otherwise.
*/
static int readSIB(struct InternalInstruction* insn) {
SIBIndex sibIndexBase;
SIBBase sibBaseBase;
SIBIndex sibIndexBase = 0;
SIBBase sibBaseBase = 0;
uint8_t index, base;
dbgprintf(insn, "readSIB()");