mirror of
https://github.com/RPCS3/llvm.git
synced 2024-12-14 07:31:53 +00:00
This assert is overly restrictive and does not work for mips16.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@170667 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
1f23239c5b
commit
c28ee9622a
@ -1048,7 +1048,6 @@ LowerOperation(SDValue Op, SelectionDAG &DAG) const
|
||||
static unsigned
|
||||
AddLiveIn(MachineFunction &MF, unsigned PReg, const TargetRegisterClass *RC)
|
||||
{
|
||||
assert(RC->contains(PReg) && "Not the correct regclass!");
|
||||
unsigned VReg = MF.getRegInfo().createVirtualRegister(RC);
|
||||
MF.getRegInfo().addLiveIn(PReg, VReg);
|
||||
return VReg;
|
||||
|
Loading…
Reference in New Issue
Block a user