mirror of
https://github.com/RPCS3/llvm.git
synced 2024-11-29 22:50:55 +00:00
Add a few more notes about LLVM IR features that codegen doesn't
yet support. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@62739 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
1271b9f071
commit
c766f7234a
@ -4071,6 +4071,10 @@ Otherwise, the result is an <tt>i1</tt>.
|
||||
<result> = icmp ule i16 -4, 5 <i>; yields: result=false</i>
|
||||
<result> = icmp sge i16 4, 5 <i>; yields: result=false</i>
|
||||
</pre>
|
||||
|
||||
<p>Note that the code generator does not yet support vector types with
|
||||
the <tt>icmp</tt> instruction.</p>
|
||||
|
||||
</div>
|
||||
|
||||
<!-- _______________________________________________________________________ -->
|
||||
@ -4163,6 +4167,10 @@ always yields an <a href="#t_primitive">i1</a> result, as follows:</p>
|
||||
<result> = fcmp olt float 4.0, 5.0 <i>; yields: result=true</i>
|
||||
<result> = fcmp ueq double 1.0, 2.0 <i>; yields: result=false</i>
|
||||
</pre>
|
||||
|
||||
<p>Note that the code generator does not yet support vector types with
|
||||
the <tt>fcmp</tt> instruction.</p>
|
||||
|
||||
</div>
|
||||
|
||||
<!-- _______________________________________________________________________ -->
|
||||
@ -4360,6 +4368,10 @@ by element.
|
||||
<pre>
|
||||
%X = select i1 true, i8 17, i8 42 <i>; yields i8:17</i>
|
||||
</pre>
|
||||
|
||||
<p>Note that the code generator does not yet support conditions
|
||||
with vector type.</p>
|
||||
|
||||
</div>
|
||||
|
||||
|
||||
|
Loading…
Reference in New Issue
Block a user