RPCS3/llvm
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm.git synced 2025-02-03 09:14:30 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Comment out the defms until they're activated.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@119000 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Bill Wendling 2010-11-13 11:20:05 +00:00
parent ddc918b379
commit c93989a060
3 changed files with 7 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
lib/Target/ARM/ARMInstrInfo.td
View File

@ -1803,7 +1803,8 @@ multiclass arm_ldst_mult<string asm, bit L_bit, Format f,
}
}
let neverHasSideEffects = 1, isCodeGenOnly = 1 in {
/* TODO:
let neverHasSideEffects = 1 in {
let mayLoad = 1, hasExtraDefRegAllocReq = 1 in
defm LDM : arm_ldst_mult<"ldm", 1, LdStMulFrm, IIC_iLoad_m, IIC_iLoad_mu>;
@ -1812,6 +1813,7 @@ let mayStore = 1, hasExtraSrcRegAllocReq = 1 in
defm STM : arm_ldst_mult<"stm", 0, LdStMulFrm, IIC_iStore_m, IIC_iStore_mu>;
} // neverHasSideEffects
*/
let mayLoad = 1, neverHasSideEffects = 1, hasExtraDefRegAllocReq = 1,
isCodeGenOnly = 1 in {

2
lib/Target/ARM/ARMInstrThumb.td
View File

@ -549,7 +549,7 @@ multiclass thumb_ldst_mult<string asm, InstrItinClass itin,
T1Encoding<T1Enc>;
}
/* FIXME: Uncommented, this causes a decoding conflict.
/* TODO: Uncommented, this causes a decoding conflict.
let neverHasSideEffects = 1 in {
let mayLoad = 1, hasExtraDefRegAllocReq = 1 in

4
lib/Target/ARM/ARMInstrThumb2.td
View File

@ -1347,7 +1347,8 @@ multiclass thumb2_ldst_mult<string asm, InstrItinClass itin,
}
}
let neverHasSideEffects = 1, isCodeGenOnly = 1 in {
/* TODO:
let neverHasSideEffects = 1 in {
let mayLoad = 1, hasExtraDefRegAllocReq = 1 in
defm t2LDM : thumb2_ldst_mult<"ldm", IIC_iLoad_m, IIC_iLoad_mu, 1>;
@ -1356,6 +1357,7 @@ let mayStore = 1, hasExtraSrcRegAllocReq = 1 in
defm t2STM : thumb2_ldst_mult<"stm", IIC_iStore_m, IIC_iStore_mu, 0>;
} // neverHasSideEffects
*/
let mayLoad = 1, neverHasSideEffects = 1, hasExtraDefRegAllocReq = 1,
isCodeGenOnly = 1 in {