RPCS3/llvm
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm.git synced 2025-05-13 17:06:15 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Intel syntax: For now, disable ambiguous JMP64pcrel32 for intel syntax.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@148569 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Devang Patel 2012-01-20 21:14:06 +00:00
parent 1e9ccd68d4
commit cf0e269d16
2 changed files with 7 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
lib/Target/X86/X86InstrControl.td
View File

@ -43,8 +43,10 @@ let isBarrier = 1, isBranch = 1, isTerminator = 1 in {
"jmp\t$dst", [(br bb:$dst)]>; "jmp\t$dst", [(br bb:$dst)]>;
def JMP_1 : Ii8PCRel<0xEB, RawFrm, (outs), (ins brtarget8:$dst), def JMP_1 : Ii8PCRel<0xEB, RawFrm, (outs), (ins brtarget8:$dst),
"jmp\t$dst", []>; "jmp\t$dst", []>;
// FIXME : Intel syntax for JMP64pcrel32 such that it is not ambiguious
// with JMP_1.
def JMP64pcrel32 : I<0xE9, RawFrm, (outs), (ins brtarget:$dst), def JMP64pcrel32 : I<0xE9, RawFrm, (outs), (ins brtarget:$dst),
"jmp{q}\t$dst", []>; "jmpq\t$dst", []>;
} }
// Conditional Branches. // Conditional Branches.

5
test/MC/X86/intel-syntax-encoding.s
View File

@ -31,4 +31,7 @@
// CHECK: encoding: [0x48,0x83,0xc0,0xf4] // CHECK: encoding: [0x48,0x83,0xc0,0xf4]
add rax, -12 add rax, -12
LBB0_3:
// CHECK: encoding: [0xeb,A]
jmp LBB0_3