RPCS3/llvm
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm.git synced 2024-12-14 23:48:56 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Fix unintentional fallthrough. Patch by Edmund Grimley-Evans <Edmund.Grimley-Evans@arm.com>

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@103181 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Jim Grosbach 2010-05-06 15:32:49 +00:00
parent eae216c6d3
commit d31f00b7f7
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
lib/Target/ARM/ARMISelDAGToDAG.cpp
View File

@ -1866,7 +1866,7 @@ SDNode *ARMDAGToDAGISel::Select(SDNode *N) {
unsigned IntNo = cast<ConstantSDNode>(N->getOperand(1))->getZExtValue(); unsigned IntNo = cast<ConstantSDNode>(N->getOperand(1))->getZExtValue();
switch (IntNo) { switch (IntNo) {
default: default:
break; return SelectCode(N);
case Intrinsic::arm_neon_vld1: { case Intrinsic::arm_neon_vld1: {
unsigned DOpcodes[] = { ARM::VLD1d8, ARM::VLD1d16, unsigned DOpcodes[] = { ARM::VLD1d8, ARM::VLD1d16,
@ -1988,6 +1988,7 @@ SDNode *ARMDAGToDAGISel::Select(SDNode *N) {
return SelectVLDSTLane(N, false, 4, DOpcodes, QOpcodes0, QOpcodes1); return SelectVLDSTLane(N, false, 4, DOpcodes, QOpcodes0, QOpcodes1);
} }
} }
llvm_unreachable("Unhandled intrinsic");
} }
case ISD::CONCAT_VECTORS: { case ISD::CONCAT_VECTORS: {