RPCS3/llvm
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm.git synced 2025-04-04 06:12:18 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Extend set of return registers on sparc until someone will implement MRV support there. At least, this will allow libgcc compile, however we are not ABI-compatible with stuff compiled with native gcc.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@57364 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Anton Korobeynikov 2008-10-10 20:30:14 +00:00
parent 4cf5e2eb6c
commit df75bbae94
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
lib/Target/Sparc/SparcCallingConv.td
View File

@ -17,9 +17,9 @@
// Sparc 32-bit C return-value convention. // Sparc 32-bit C return-value convention.
def RetCC_Sparc32 : CallingConv<[ def RetCC_Sparc32 : CallingConv<[
CCIfType<[i32], CCAssignToReg<[I0, I1]>>, CCIfType<[i32], CCAssignToReg<[I0, I1, I2, I3, I4, I5]>>,
CCIfType<[f32], CCAssignToReg<[F0]>>, CCIfType<[f32], CCAssignToReg<[F1, F3, F5, F7]>>,
CCIfType<[f64], CCAssignToReg<[D0]>> CCIfType<[f64], CCAssignToReg<[D0, D2]>>
]>; ]>;
// Sparc 32-bit C Calling convention. // Sparc 32-bit C Calling convention.