RPCS3/llvm
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm.git synced 2025-04-07 07:41:54 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Fix bugs found with recent addition of assertions in

Browse Source 
MRegisterInfo::is{Physical,Virtual}Register.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@11849 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Alkis Evlogimenos 2004-02-25 23:21:52 +00:00
parent 51c06abbf1
commit e3fcabe068
2 changed files with 9 additions and 9 deletions
autoconf
configure.ac
lib/CodeGen
VirtRegMap.cpp

14
autoconf/configure.ac

@ -304,20 +304,20 @@ if test ${enableval} = "no"
then then
if test -d /home/vadve/shared/benchmarks/speccpu2000/benchspec if test -d /home/vadve/shared/benchmarks/speccpu2000/benchspec
then then
AC_SUBST(SPEC_ROOT,[/home/vadve/shared/benchmarks/speccpu2000/benchspec]) AC_SUBST(SPEC2000_ROOT,[/home/vadve/shared/benchmarks/speccpu2000/benchspec])
AC_SUBST(USE_SPEC,[[USE_SPEC=1]]) AC_SUBST(USE_SPEC2000,[[USE_SPEC2000=1]])
else else
AC_SUBST(USE_SPEC,[[]]) AC_SUBST(USE_SPEC2000,[[]])
AC_SUBST(SPEC_ROOT,[]) AC_SUBST(SPEC2000_ROOT,[])
fi fi
else else
if test ${enableval} = "" if test ${enableval} = ""
then then
AC_SUBST(SPEC_ROOT,[/home/vadve/shared/benchmarks/speccpu2000/benchspec]) AC_SUBST(SPEC2000_ROOT,[/home/vadve/shared/benchmarks/speccpu2000/benchspec])
else else
AC_SUBST(SPEC_ROOT,[${enableval}]) AC_SUBST(SPEC2000_ROOT,[${enableval}])
fi fi
AC_SUBST(USE_SPEC,[[USE_SPEC=1]]) AC_SUBST(USE_SPEC2000,[[USE_SPEC2000=1]])
fi fi
dnl Spec 95 Benchmarks dnl Spec 95 Benchmarks

4
lib/CodeGen/VirtRegMap.cpp

@ -168,7 +168,7 @@ namespace {
// rewrite all used operands // rewrite all used operands
for (unsigned i = 0, e = mii->getNumOperands(); i != e; ++i) { for (unsigned i = 0, e = mii->getNumOperands(); i != e; ++i) {
MachineOperand& op = mii->getOperand(i); MachineOperand& op = mii->getOperand(i);
if (op.isRegister() && op.isUse() && if (op.isRegister() && op.getReg() && op.isUse() &&
MRegisterInfo::isVirtualRegister(op.getReg())) { MRegisterInfo::isVirtualRegister(op.getReg())) {
unsigned physReg = vrm_.getPhys(op.getReg()); unsigned physReg = vrm_.getPhys(op.getReg());
handleUse(mbb, mii, op.getReg(), physReg); handleUse(mbb, mii, op.getReg(), physReg);
@ -187,7 +187,7 @@ namespace {
// uses so don't check for those here) // uses so don't check for those here)
for (unsigned i = 0, e = mii->getNumOperands(); i != e; ++i) { for (unsigned i = 0, e = mii->getNumOperands(); i != e; ++i) {
MachineOperand& op = mii->getOperand(i); MachineOperand& op = mii->getOperand(i);
if (op.isRegister() && !op.isUse()) if (op.isRegister() && op.getReg() && !op.isUse())
if (MRegisterInfo::isPhysicalRegister(op.getReg())) if (MRegisterInfo::isPhysicalRegister(op.getReg()))
vacatePhysReg(mbb, mii, op.getReg()); vacatePhysReg(mbb, mii, op.getReg());
else { else {