RPCS3/llvm
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm.git synced 2024-12-13 23:18:58 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

[Target/ARM] Only enable OptimizeBarrierPass at -O1 and above.

Browse Source 
Ideally this is going to be and LLVM IR pass (shared, among others
with AArch64), but for the time being just enable it if consumers
ask us for optimization and not unconditionally.

Discussed with Tim Northover on IRC.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@237837 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Davide Italiano 2015-05-20 21:40:38 +00:00
parent b753a30d3b
commit e677c7bd22
3 changed files with 20 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
lib/Target/ARM/ARMTargetMachine.cpp
View File

@ -402,6 +402,9 @@ void ARMPassConfig::addPreEmitPass() {
if (getARMSubtarget().isThumb2())
addPass(&UnpackMachineBundlesID);
addPass(createARMOptimizeBarriersPass());
// Don't optimize barriers at -O0.
if (getOptLevel() != CodeGenOpt::None)
addPass(createARMOptimizeBarriersPass());
addPass(createARMConstantIslandPass());
}

15
test/CodeGen/ARM/noopt-dmb-v7.ll Normal file
View File

@ -0,0 +1,15 @@
; Ensure that adjacent duplicated barriers are not removed at -O0.
; RUN: llc -O0 < %s -mtriple=armv7 -mattr=+db | FileCheck %s
define i32 @t1() {
entry:
fence seq_cst
fence seq_cst
fence seq_cst
ret i32 0
}
; CHECK: @ BB#0: @ %entry
; CHECK-NEXT: dmb ish
; CHECK-NEXT: dmb ish
; CHECK-NEXT: dmb ish

2
test/CodeGen/ARM/optimize-dmbs-v7.ll
View File

@ -1,4 +1,4 @@
; RUN: llc < %s -mtriple=armv7 -mattr=+db | FileCheck %s
; RUN: llc -O1 < %s -mtriple=armv7 -mattr=+db | FileCheck %s
@x1 = global i32 0, align 4
@x2 = global i32 0, align 4