RPCS3/llvm
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm.git synced 2025-02-14 15:57:47 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

R600/SI: Remove apparently dead code in legalizeOperands

Browse Source 
No tests hit this, and I don't see any way a GlobalAddress
node would survive beyond lowering on SI. It it would, the
move should probably be inserted by selection.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@218526 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Matt Arsenault 2014-09-26 17:54:38 +00:00
parent ea468dddfe
commit ea849e9adc
1 changed files with 0 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
lib/Target/R600/SIISelLowering.cpp
View File

@ -1790,14 +1790,6 @@ SDNode *SITargetLowering::legalizeOperands(MachineSDNode *Node,
ensureSRegLimit(DAG, Ops[i], RegClass, ScalarSlotUsed); ensureSRegLimit(DAG, Ops[i], RegClass, ScalarSlotUsed);
} }
continue; continue;
} else {
// If it's not a VSrc or SSrc operand check if we have a GlobalAddress.
// These will be lowered to immediates, so we will need to insert a MOV.
if (isa<GlobalAddressSDNode>(Ops[i])) {
SDNode *Node = DAG.getMachineNode(AMDGPU::V_MOV_B32_e32, SDLoc(),
Operand.getValueType(), Operand);
Ops[i] = SDValue(Node, 0);
}
} }
if (i == 1 && DescRev && fitsRegClass(DAG, Ops[0], RegClass)) { if (i == 1 && DescRev && fitsRegClass(DAG, Ops[0], RegClass)) {