mirror of
https://github.com/RPCS3/llvm.git
synced 2024-12-23 04:28:30 +00:00
remove some dead hooks
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@35845 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
9fda270e2c
commit
eb8c74ddf2
@ -4092,41 +4092,6 @@ bool X86TargetLowering::isLegalAddressingMode(const AddrMode &AM,
|
||||
}
|
||||
|
||||
|
||||
/// isLegalAddressImmediate - Return true if the integer value can be used
|
||||
/// as the offset of the target addressing mode for load / store of the
|
||||
/// given type.
|
||||
bool X86TargetLowering::isLegalAddressImmediate(int64_t V,const Type *Ty) const{
|
||||
// X86 allows a sign-extended 32-bit immediate field.
|
||||
return (V > -(1LL << 32) && V < (1LL << 32)-1);
|
||||
}
|
||||
|
||||
/// isLegalAddressImmediate - Return true if the GlobalValue can be used as
|
||||
/// the offset of the target addressing mode.
|
||||
bool X86TargetLowering::isLegalAddressImmediate(GlobalValue *GV) const {
|
||||
// In 64-bit mode, GV is 64-bit so it won't fit in the 32-bit displacement
|
||||
// field unless we are in small code model.
|
||||
if (Subtarget->is64Bit() &&
|
||||
getTargetMachine().getCodeModel() != CodeModel::Small)
|
||||
return false;
|
||||
|
||||
return (!Subtarget->GVRequiresExtraLoad(GV, getTargetMachine(), false));
|
||||
}
|
||||
|
||||
/// isLegalAddressScale - Return true if the integer value can be used as the
|
||||
/// scale of the target addressing mode for load / store of the given type.
|
||||
bool X86TargetLowering::isLegalAddressScale(int64_t S, const Type *Ty) const {
|
||||
switch (S) {
|
||||
default:
|
||||
return false;
|
||||
case 2: case 4: case 8:
|
||||
return true;
|
||||
// FIXME: These require both scale + index last and thus more expensive.
|
||||
// How to tell LSR to try for 2, 4, 8 first?
|
||||
case 3: case 5: case 9:
|
||||
return true;
|
||||
}
|
||||
}
|
||||
|
||||
/// isShuffleMaskLegal - Targets can use this to indicate that they only
|
||||
/// support *some* VECTOR_SHUFFLE operations, those with specific masks.
|
||||
/// By default, if a target supports the VECTOR_SHUFFLE node, all mask values
|
||||
|
@ -339,20 +339,6 @@ namespace llvm {
|
||||
/// by AM is legal for this target, for a load/store of the specified type.
|
||||
virtual bool isLegalAddressingMode(const AddrMode &AM, const Type *Ty)const;
|
||||
|
||||
/// isLegalAddressImmediate - Return true if the integer value can be used
|
||||
/// as the offset of the target addressing mode for load / store of the
|
||||
/// given type.
|
||||
virtual bool isLegalAddressImmediate(int64_t V, const Type *Ty) const;
|
||||
|
||||
/// isLegalAddressImmediate - Return true if the GlobalValue can be used as
|
||||
/// the offset of the target addressing mode.
|
||||
virtual bool isLegalAddressImmediate(GlobalValue *GV) const;
|
||||
|
||||
/// isLegalAddressScale - Return true if the integer value can be used as
|
||||
/// the scale of the target addressing mode for load / store of the given
|
||||
/// type.
|
||||
virtual bool isLegalAddressScale(int64_t S, const Type *Ty) const;
|
||||
|
||||
/// isShuffleMaskLegal - Targets can use this to indicate that they only
|
||||
/// support *some* VECTOR_SHUFFLE operations, those with specific masks.
|
||||
/// By default, if a target supports the VECTOR_SHUFFLE node, all mask
|
||||
|
Loading…
Reference in New Issue
Block a user