RPCS3/llvm
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm.git synced 2024-11-29 14:40:39 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Add CHECKs and document PR11158.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@142240 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Nadav Rotem 2011-10-17 20:23:23 +00:00
parent 32ab4aff69
commit f9b9abbd08
1 changed files with 6 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
test/CodeGen/ARM/vrev.ll
View File

@ -148,8 +148,13 @@ define void @test_with_vcombine(<4 x float>* %v) nounwind {
ret void ret void
} }
; vrev <4 x i16> should use VREV32 and not VREV64 ; The type <2 x i16> is legalized to <2 x i32> and need to be trunc-stored
; to <2 x i16> when stored to memory. Currently ARM scalarizes these stores.
; See PR 11158
define void @test_vrev64(<4 x i16>* nocapture %source, <2 x i16>* nocapture %dst) nounwind ssp { define void @test_vrev64(<4 x i16>* nocapture %source, <2 x i16>* nocapture %dst) nounwind ssp {
; CHECK: test_vrev64:
; CHECK: vst1.16
; CHECK: vst1.16
entry: entry:
%0 = bitcast <4 x i16>* %source to <8 x i16>* %0 = bitcast <4 x i16>* %source to <8 x i16>*
%tmp2 = load <8 x i16>* %0, align 4 %tmp2 = load <8 x i16>* %0, align 4