mirror of
https://github.com/RPCS3/llvm.git
synced 2026-08-27 02:51:23 -04:00
Tim Renouf
0b9f636469
This commit allows v_cndmask_b32_e64 with abs, neg source modifiers on src0, src1 to be assembled and disassembled. This does appear to be allowed, even though they are floating point modifiers and the operand type is b32. To do this, I added src0_modifiers and src1_modifiers to the MachineInstr, which involved fixing up several places in codegen and mir tests. Differential Revision: https://reviews.llvm.org/D59191 Change-Id: I69bf4a8c73ebc65744f6110bb8fc4e937d79fbea git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@356398 91177308-0d34-0410-b5e6-96231b3b80d8
35 lines
1.1 KiB
YAML
35 lines
1.1 KiB
YAML
# RUN: llc -march=amdgcn -run-pass si-fold-operands -verify-machineinstrs -o - %s | FileCheck %s
|
|
|
|
# CHECK: %1:vgpr_32 = V_MOV_B32_e32 0, implicit $exec
|
|
# CHECK: %2:vgpr_32 = V_MOV_B32_e32 0, implicit $exec
|
|
# CHECK: %4:vgpr_32 = COPY %3
|
|
# CHECK: %5:vgpr_32 = V_MOV_B32_e32 0, implicit $exec
|
|
# CHECK: %6:vgpr_32 = V_MOV_B32_e32 0, implicit $exec
|
|
# CHECK: %7:vgpr_32 = COPY %3
|
|
|
|
---
|
|
name: fold_cndmask
|
|
tracksRegLiveness: true
|
|
registers:
|
|
- { id: 0, class: sgpr_64 }
|
|
- { id: 1, class: vgpr_32 }
|
|
- { id: 2, class: vgpr_32 }
|
|
- { id: 3, class: vgpr_32 }
|
|
- { id: 4, class: vgpr_32 }
|
|
- { id: 5, class: vgpr_32 }
|
|
- { id: 6, class: vgpr_32 }
|
|
- { id: 7, class: vgpr_32 }
|
|
body: |
|
|
bb.0.entry:
|
|
%0 = IMPLICIT_DEF
|
|
%1 = V_CNDMASK_B32_e64 0, 0, 0, 0, %0, implicit $exec
|
|
%2 = V_CNDMASK_B32_e64 0, %1, 0, %1, %0, implicit $exec
|
|
%3 = IMPLICIT_DEF
|
|
%4 = V_CNDMASK_B32_e64 0, %3, 0, %3, %0, implicit $exec
|
|
%5 = COPY %1
|
|
%6 = V_CNDMASK_B32_e64 0, %5, 0, 0, %0, implicit $exec
|
|
$vcc = IMPLICIT_DEF
|
|
%7 = V_CNDMASK_B32_e32 %3, %3, implicit $exec, implicit $vcc
|
|
|
|
...
|