mirror of
https://github.com/RPCS3/llvm.git
synced 2025-05-14 09:26:22 +00:00
12df467aac
If the arch is P8, we will select XFLOAD to load the floating point, and then, expand it to vsx and non-vsx X-form instruction post RA. This patch is trying to convert the X-form to D-form if it meets the requirement that one operand of the x-form inst is the special Zero register, and another operand fed by add inst. i.e. y = add imm, reg LFDX. 0, y --> LFD imm(reg) Reviewers: Nemanjai Differential Revision: https://reviews.llvm.org/D49007 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@340149 91177308-0d34-0410-b5e6-96231b3b80d8
106 lines
2.3 KiB
LLVM
106 lines
2.3 KiB
LLVM
; RUN: llc -verify-machineinstrs < %s -mtriple=powerpc64-unknown-linux-gnu \
|
|
; RUN: -mcpu=a2 | FileCheck %s
|
|
; RUN: llc -verify-machineinstrs < %s -mtriple=powerpc64-unknown-linux-gnu \
|
|
; RUN: -mcpu=pwr7 -mattr=+vsx | FileCheck -check-prefix=CHECK-VSX %s
|
|
; RUN: llc -verify-machineinstrs < %s -mtriple=powerpc64-unknown-linux-gnu \
|
|
; RUN: -mcpu=pwr9 -mattr=-direct-move | FileCheck %s -check-prefix=CHECK-P9
|
|
target datalayout = "E-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-f128:128:128-v128:128:128-n32:64"
|
|
target triple = "powerpc64-unknown-linux-gnu"
|
|
|
|
define float @foo(i64 %a) nounwind {
|
|
entry:
|
|
%x = sitofp i64 %a to float
|
|
ret float %x
|
|
|
|
; CHECK: @foo
|
|
; CHECK: std 3,
|
|
; CHECK: lfd [[REG:[0-9]+]],
|
|
; CHECK: fcfids 1, [[REG]]
|
|
; CHECK: blr
|
|
|
|
; CHECK-VSX: @foo
|
|
; CHECK-VSX: std 3,
|
|
; CHECK-VSX: lfd [[REG:[0-9]+]],
|
|
; CHECK-VSX: fcfids 1, [[REG]]
|
|
; CHECK-VSX: blr
|
|
|
|
; CHECK-P9: @foo
|
|
; CHECK-P9: std 3,
|
|
; CHECK-P9: lfd [[REG:[0-9]+]],
|
|
; CHECK-P9: xscvsxdsp 1, [[REG]]
|
|
; CHECK-P9: blr
|
|
}
|
|
|
|
define double @goo(i64 %a) nounwind {
|
|
entry:
|
|
%x = sitofp i64 %a to double
|
|
ret double %x
|
|
|
|
; CHECK: @goo
|
|
; CHECK: std 3,
|
|
; CHECK: lfd [[REG:[0-9]+]],
|
|
; CHECK: fcfid 1, [[REG]]
|
|
; CHECK: blr
|
|
|
|
; CHECK-VSX: @goo
|
|
; CHECK-VSX: std 3,
|
|
; CHECK-VSX: lfd [[REG:[0-9]+]],
|
|
; CHECK-VSX: xscvsxddp 1, [[REG]]
|
|
; CHECK-VSX: blr
|
|
|
|
; CHECK-P9: @goo
|
|
; CHECK-P9: std 3,
|
|
; CHECK-P9: lfd [[REG:[0-9]+]],
|
|
; CHECK-P9: xscvsxddp 1, [[REG]]
|
|
; CHECK-P9: blr
|
|
}
|
|
|
|
define float @foou(i64 %a) nounwind {
|
|
entry:
|
|
%x = uitofp i64 %a to float
|
|
ret float %x
|
|
|
|
; CHECK: @foou
|
|
; CHECK: std 3,
|
|
; CHECK: lfd [[REG:[0-9]+]],
|
|
; CHECK: fcfidus 1, [[REG]]
|
|
; CHECK: blr
|
|
|
|
; CHECK-VSX: @foou
|
|
; CHECK-VSX: std 3,
|
|
; CHECK-VSX: lfd [[REG:[0-9]+]],
|
|
; CHECK-VSX: fcfidus 1, [[REG]]
|
|
; CHECK-VSX: blr
|
|
|
|
; CHECK-P9: @foou
|
|
; CHECK-P9: std 3,
|
|
; CHECK-P9: lfd [[REG:[0-9]+]],
|
|
; CHECK-P9: xscvuxdsp 1, [[REG]]
|
|
; CHECK-P9: blr
|
|
}
|
|
|
|
define double @goou(i64 %a) nounwind {
|
|
entry:
|
|
%x = uitofp i64 %a to double
|
|
ret double %x
|
|
|
|
; CHECK: @goou
|
|
; CHECK: std 3,
|
|
; CHECK: lfd [[REG:[0-9]+]],
|
|
; CHECK: fcfidu 1, [[REG]]
|
|
; CHECK: blr
|
|
|
|
; CHECK-VSX: @goou
|
|
; CHECK-VSX: std 3,
|
|
; CHECK-VSX: lfd [[REG:[0-9]+]],
|
|
; CHECK-VSX: xscvuxddp 1, [[REG]]
|
|
; CHECK-VSX: blr
|
|
|
|
; CHECK-P9: @goou
|
|
; CHECK-P9: std 3,
|
|
; CHECK-P9: lfd [[REG:[0-9]+]],
|
|
; CHECK-P9: xscvuxddp 1, [[REG]]
|
|
; CHECK-P9: blr
|
|
}
|
|
|