mirror of
https://github.com/RPCS3/llvm.git
synced 2025-05-16 02:16:23 +00:00
6b547686c5
to reflect the new license. We understand that people may be surprised that we're moving the header entirely to discuss the new license. We checked this carefully with the Foundation's lawyer and we believe this is the correct approach. Essentially, all code in the project is now made available by the LLVM project under our new license, so you will see that the license headers include that license only. Some of our contributors have contributed code under our old license, and accordingly, we have retained a copy of our old license notice in the top-level files in each project and repository. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@351636 91177308-0d34-0410-b5e6-96231b3b80d8
47 lines
1.5 KiB
C++
47 lines
1.5 KiB
C++
//===-- ARMBaseInfo.cpp - ARM Base encoding information------------===//
|
|
//
|
|
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
|
|
// See https://llvm.org/LICENSE.txt for license information.
|
|
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file provides basic encoding and assembly information for ARM.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
#include "ARMBaseInfo.h"
|
|
#include "llvm/ADT/ArrayRef.h"
|
|
#include "llvm/ADT/SmallVector.h"
|
|
|
|
using namespace llvm;
|
|
namespace llvm {
|
|
namespace ARMSysReg {
|
|
|
|
// lookup system register using 12-bit SYSm value.
|
|
// Note: the search is uniqued using M1 mask
|
|
const MClassSysReg *lookupMClassSysRegBy12bitSYSmValue(unsigned SYSm) {
|
|
return lookupMClassSysRegByM1Encoding12(SYSm);
|
|
}
|
|
|
|
// returns APSR with _<bits> qualifier.
|
|
// Note: ARMv7-M deprecates using MSR APSR without a _<bits> qualifier
|
|
const MClassSysReg *lookupMClassSysRegAPSRNonDeprecated(unsigned SYSm) {
|
|
return lookupMClassSysRegByM2M3Encoding8((1<<9)|(SYSm & 0xFF));
|
|
}
|
|
|
|
// lookup system registers using 8-bit SYSm value
|
|
const MClassSysReg *lookupMClassSysRegBy8bitSYSmValue(unsigned SYSm) {
|
|
return ARMSysReg::lookupMClassSysRegByM2M3Encoding8((1<<8)|(SYSm & 0xFF));
|
|
}
|
|
|
|
#define GET_MCLASSSYSREG_IMPL
|
|
#include "ARMGenSystemRegister.inc"
|
|
|
|
} // end namespace ARMSysReg
|
|
|
|
namespace ARMBankedReg {
|
|
#define GET_BANKEDREG_IMPL
|
|
#include "ARMGenSystemRegister.inc"
|
|
} // end namespce ARMSysReg
|
|
} // end namespace llvm
|