mirror of
https://github.com/RPCS3/llvm.git
synced 2025-05-15 18:06:08 +00:00
a26aa42625
Summary: Made it convert from register to stack based instructions, and removed the registers. Fixes to related code that was expecting register based instructions. Added the correct testing flag to all tests, depending on what the format they were expecting so far. Translated one test to stack format as example: reg-stackify-stack.ll tested: llvm-lit -v `find test -name WebAssembly` unittests/MC/* Reviewers: dschuff, sunfish Subscribers: sbc100, jgravelle-google, eraman, aheejin, llvm-commits, jfb Differential Revision: https://reviews.llvm.org/D51241 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@340750 91177308-0d34-0410-b5e6-96231b3b80d8
71 lines
2.3 KiB
LLVM
71 lines
2.3 KiB
LLVM
; RUN: llc < %s -asm-verbose=false -disable-wasm-fallthrough-return-opt -wasm-disable-explicit-locals -wasm-keep-registers | FileCheck %s
|
|
|
|
; Test that i1 extending loads and truncating stores are assembled properly.
|
|
|
|
target datalayout = "e-m:e-p:32:32-i64:64-n32:64-S128"
|
|
target triple = "wasm32-unknown-unknown"
|
|
|
|
; CHECK-LABEL: load_u_i1_i32:
|
|
; CHECK: i32.load8_u $push[[NUM0:[0-9]+]]=, 0($0){{$}}
|
|
; CHECK-NEXT: return $pop[[NUM0]]{{$}}
|
|
define i32 @load_u_i1_i32(i1* %p) {
|
|
%v = load i1, i1* %p
|
|
%e = zext i1 %v to i32
|
|
ret i32 %e
|
|
}
|
|
|
|
; CHECK-LABEL: load_s_i1_i32:
|
|
; CHECK: i32.const $push[[NUM3:[0-9]+]]=, 0{{$}}
|
|
; CHECK-NEXT: i32.load8_u $push[[NUM0:[0-9]+]]=, 0($0){{$}}
|
|
; CHECK-NEXT: i32.const $push[[NUM1:[0-9]+]]=, 1{{$}}
|
|
; CHECK-NEXT: i32.and $push[[NUM2:[0-9]+]]=, $pop[[NUM0]], $pop[[NUM1]]{{$}}
|
|
; CHECK-NEXT: i32.sub $push[[NUM4:[0-9]+]]=, $pop[[NUM3]], $pop[[NUM2]]{{$}}
|
|
; CHECK-NEXT: return $pop[[NUM4]]{{$}}
|
|
define i32 @load_s_i1_i32(i1* %p) {
|
|
%v = load i1, i1* %p
|
|
%e = sext i1 %v to i32
|
|
ret i32 %e
|
|
}
|
|
|
|
; CHECK-LABEL: load_u_i1_i64:
|
|
; CHECK: i64.load8_u $push[[NUM0:[0-9]+]]=, 0($0){{$}}
|
|
; CHECK-NEXT: return $pop[[NUM0]]{{$}}
|
|
define i64 @load_u_i1_i64(i1* %p) {
|
|
%v = load i1, i1* %p
|
|
%e = zext i1 %v to i64
|
|
ret i64 %e
|
|
}
|
|
|
|
; CHECK-LABEL: load_s_i1_i64:
|
|
; CHECK: i64.const $push[[NUM3:[0-9]+]]=, 0{{$}}
|
|
; CHECK-NEXT: i64.load8_u $push[[NUM0:[0-9]+]]=, 0($0){{$}}
|
|
; CHECK-NEXT: i64.const $push[[NUM1:[0-9]+]]=, 1{{$}}
|
|
; CHECK-NEXT: i64.and $push[[NUM2:[0-9]+]]=, $pop[[NUM0]], $pop[[NUM1]]{{$}}
|
|
; CHECK-NEXT: i64.sub $push[[NUM4:[0-9]+]]=, $pop[[NUM3]], $pop[[NUM2]]{{$}}
|
|
; CHECK-NEXT: return $pop[[NUM4]]{{$}}
|
|
define i64 @load_s_i1_i64(i1* %p) {
|
|
%v = load i1, i1* %p
|
|
%e = sext i1 %v to i64
|
|
ret i64 %e
|
|
}
|
|
|
|
; CHECK-LABEL: store_i32_i1:
|
|
; CHECK: i32.const $push[[NUM0:[0-9]+]]=, 1{{$}}
|
|
; CHECK-NEXT: i32.and $push[[NUM1:[0-9]+]]=, $1, $pop[[NUM0]]{{$}}
|
|
; CHECK-NEXT: i32.store8 0($0), $pop[[NUM1]]{{$}}
|
|
define void @store_i32_i1(i1* %p, i32 %v) {
|
|
%t = trunc i32 %v to i1
|
|
store i1 %t, i1* %p
|
|
ret void
|
|
}
|
|
|
|
; CHECK-LABEL: store_i64_i1:
|
|
; CHECK: i64.const $push[[NUM0:[0-9]+]]=, 1{{$}}
|
|
; CHECK-NEXT: i64.and $push[[NUM1:[0-9]+]]=, $1, $pop[[NUM0]]{{$}}
|
|
; CHECK-NEXT: i64.store8 0($0), $pop[[NUM1]]{{$}}
|
|
define void @store_i64_i1(i1* %p, i64 %v) {
|
|
%t = trunc i64 %v to i1
|
|
store i1 %t, i1* %p
|
|
ret void
|
|
}
|