Guozhi Wei 9d91f9059d [ppc] Correctly compute the cost of loading 32/64 bit memory into VSR ...

VSX has instructions lxsiwax/lxsdx that can load 32/64 bit value into VSX register cheaply. That patch makes it known to memory cost model, so the vectorization of the test case in pr30990 is beneficial.

Differential Revision: https://reviews.llvm.org/D26713



git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@288560 91177308-0d34-0410-b5e6-96231b3b80d8

2016-12-03 00:41:43 +00:00

..

agg-interleave-a2.ll

[PowerPC] Always use aggressive interleaving on the A2

2015-09-03 23:23:00 +00:00

large-loop-rdx.ll

Fix tests that used CHECK-NEXT-NOT and CHECK-DAG-NOT.

2016-02-26 19:40:34 +00:00

lit.local.cfg

…

pr30990.ll

[ppc] Correctly compute the cost of loading 32/64 bit memory into VSR

2016-12-03 00:41:43 +00:00

small-loop-rdx.ll

[LV] Scalarize instructions marked scalar after vectorization

2016-09-26 17:08:37 +00:00

stride-vectorization.ll

[LV] Fix PR26600: avoid out of bounds loads for interleaved access vectorization

2016-02-19 15:46:10 +00:00

vectorize-only-for-real.ll

[LoopVectorize] Don't vectorize loops when everything will be scalarized

2016-03-30 19:37:08 +00:00

vsx-tsvc-s173.ll

[LV] Scalarize instructions marked scalar after vectorization

2016-09-26 17:08:37 +00:00