mirror of
https://github.com/RPCS3/llvm.git
synced 2025-05-19 11:55:55 +00:00
8697d189a9
Summary: This adds support for placing predicateinfo such that it affects critical edges. This fixes the issues mentioned by Nuno on the mailing list. Depends on D29519 Reviewers: davide, nlopes Subscribers: llvm-commits Differential Revision: https://reviews.llvm.org/D29606 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@294921 91177308-0d34-0410-b5e6-96231b3b80d8
69 lines
2.3 KiB
LLVM
69 lines
2.3 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
|
|
; RUN: opt -print-predicateinfo < %s 2>&1 | FileCheck %s
|
|
define i1 @f(i32 %x, i1 %y) {
|
|
; CHECK-LABEL: @f(
|
|
; CHECK-NEXT: br i1 [[Y:%.*]], label [[BB0:%.*]], label [[BB1:%.*]]
|
|
; CHECK: bb0:
|
|
; CHECK-NEXT: [[CMP:%.*]] = icmp sge i32 [[X:%.*]], 0
|
|
; CHECK: [[X_0:%.*]] = call i32 @llvm.ssa.copy.i32(i32 [[X]])
|
|
; CHECK-NEXT: br i1 [[CMP]], label [[BB2:%.*]], label [[BB3:%.*]]
|
|
; CHECK: bb1:
|
|
; CHECK-NEXT: [[X2:%.*]] = add nuw nsw i32 [[X]], 1
|
|
; CHECK-NEXT: [[CMP2:%.*]] = icmp sge i32 [[X2]], 2
|
|
; CHECK: [[X2_0:%.*]] = call i32 @llvm.ssa.copy.i32(i32 [[X2]])
|
|
; CHECK-NEXT: br i1 [[CMP2]], label [[BB2]], label [[BB3]]
|
|
; CHECK: bb2:
|
|
; CHECK-NEXT: [[X3:%.*]] = phi i32 [ [[X_0]], [[BB0]] ], [ [[X2_0]], [[BB1]] ]
|
|
; CHECK-NEXT: br label [[BB3]]
|
|
; CHECK: bb3:
|
|
; CHECK-NEXT: ret i1 false
|
|
;
|
|
br i1 %y, label %bb0, label %bb1
|
|
bb0:
|
|
%cmp = icmp sge i32 %x, 0 ; x > 0
|
|
br i1 %cmp, label %bb2, label %bb3
|
|
bb1:
|
|
%x2 = add nsw nuw i32 %x, 1
|
|
%cmp2 = icmp sge i32 %x2, 2 ; x+1 > 2 / x > 1
|
|
br i1 %cmp2, label %bb2, label %bb3
|
|
bb2:
|
|
%x3 = phi i32 [ %x, %bb0 ], [ %x2, %bb1 ]
|
|
br label %bb3
|
|
bb3:
|
|
ret i1 0
|
|
}
|
|
|
|
define i1 @g(i32 %x, i1 %y) {
|
|
; CHECK-LABEL: @g(
|
|
; CHECK-NEXT: br i1 [[Y:%.*]], label [[BB0:%.*]], label [[BB1:%.*]]
|
|
; CHECK: bb0:
|
|
; CHECK-NEXT: [[CMP:%.*]] = icmp sge i32 [[X:%.*]], 0
|
|
; CHECK: [[X_0:%.*]] = call i32 @llvm.ssa.copy.i32(i32 [[X]])
|
|
; CHECK-NEXT: br i1 [[CMP]], label [[BB3:%.*]], label [[BB2:%.*]]
|
|
; CHECK: bb1:
|
|
; CHECK-NEXT: [[X2:%.*]] = add nuw nsw i32 [[X]], 1
|
|
; CHECK-NEXT: [[CMP2:%.*]] = icmp sge i32 [[X2]], 2
|
|
; CHECK: [[X2_0:%.*]] = call i32 @llvm.ssa.copy.i32(i32 [[X2]])
|
|
; CHECK-NEXT: br i1 [[CMP2]], label [[BB3]], label [[BB2]]
|
|
; CHECK: bb2:
|
|
; CHECK-NEXT: [[X3:%.*]] = phi i32 [ [[X_0]], [[BB0]] ], [ [[X2_0]], [[BB1]] ]
|
|
; CHECK-NEXT: br label [[BB3]]
|
|
; CHECK: bb3:
|
|
; CHECK-NEXT: ret i1 false
|
|
;
|
|
br i1 %y, label %bb0, label %bb1
|
|
bb0:
|
|
%cmp = icmp sge i32 %x, 0 ; x > 0
|
|
br i1 %cmp, label %bb3, label %bb2
|
|
bb1:
|
|
%x2 = add nsw nuw i32 %x, 1
|
|
%cmp2 = icmp sge i32 %x2, 2 ; x+1 > 2 / x > 1
|
|
br i1 %cmp2, label %bb3, label %bb2
|
|
bb2:
|
|
%x3 = phi i32 [ %x, %bb0 ], [ %x2, %bb1 ]
|
|
br label %bb3
|
|
bb3:
|
|
ret i1 0
|
|
}
|
|
|