mirror of
https://github.com/RPCS3/llvm.git
synced 2026-07-22 03:35:35 -04:00
Petar Jovanovic
8cec6c4916
Reland r317100 with minor fix regarding ComputeCommonTailLength function in BranchFolding.cpp. Skipping top CFI instructions block needs to executed on several more return points in ComputeCommonTailLength(). Original r317100 message: "Correct dwarf unwind information in function epilogue for X86" This patch aims to provide correct dwarf unwind information in function epilogue for X86. It consists of two parts. The first part inserts CFI instructions that set appropriate cfa offset and cfa register in emitEpilogue() in X86FrameLowering. This part is X86 specific. The second part is platform independent and ensures that: - CFI instructions do not affect code generation - Unwind information remains correct when a function is modified by different passes. This is done in a late pass by analyzing information about cfa offset and cfa register in BBs and inserting additional CFI directives where necessary. Changed CFI instructions so that they: - are duplicable - are not counted as instructions when tail duplicating or tail merging - can be compared as equal Added CFIInstrInserter pass: - analyzes each basic block to determine cfa offset and register valid at its entry and exit - verifies that outgoing cfa offset and register of predecessor blocks match incoming values of their successors - inserts additional CFI directives at basic block beginning to correct the rule for calculating CFA Having CFI instructions in function epilogue can cause incorrect CFA calculation rule for some basic blocks. This can happen if, due to basic block reordering, or the existence of multiple epilogue blocks, some of the blocks have wrong cfa offset and register values set by the epilogue block above them. CFIInstrInserter is currently run only on X86, but can be used by any target that implements support for adding CFI instructions in epilogue. Patch by Violeta Vukobrat. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@317579 91177308-0d34-0410-b5e6-96231b3b80d8
93 lines
3.3 KiB
LLVM
93 lines
3.3 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc < %s -fast-isel -mtriple=i686-unknown-unknown -O0 -mcpu=skx | FileCheck %s
|
|
|
|
define i32 @_Z3foov() {
|
|
; CHECK-LABEL: _Z3foov:
|
|
; CHECK: # BB#0: # %entry
|
|
; CHECK-NEXT: pushl %esi
|
|
; CHECK-NEXT: .cfi_def_cfa_offset 8
|
|
; CHECK-NEXT: subl $16, %esp
|
|
; CHECK-NEXT: .cfi_def_cfa_offset 24
|
|
; CHECK-NEXT: .cfi_offset %esi, -8
|
|
; CHECK-NEXT: movb $1, %al
|
|
; CHECK-NEXT: movw $10959, {{[0-9]+}}(%esp) # imm = 0x2ACF
|
|
; CHECK-NEXT: movw $-15498, {{[0-9]+}}(%esp) # imm = 0xC376
|
|
; CHECK-NEXT: movw $19417, {{[0-9]+}}(%esp) # imm = 0x4BD9
|
|
; CHECK-NEXT: movzwl {{[0-9]+}}(%esp), %ecx
|
|
; CHECK-NEXT: cmpw $0, {{[0-9]+}}(%esp)
|
|
; CHECK-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
; CHECK-NEXT: movb %al, {{[0-9]+}}(%esp) # 1-byte Spill
|
|
; CHECK-NEXT: jne .LBB0_2
|
|
; CHECK-NEXT: # BB#1: # %lor.rhs
|
|
; CHECK-NEXT: xorl %eax, %eax
|
|
; CHECK-NEXT: movb %al, %cl
|
|
; CHECK-NEXT: movb %cl, {{[0-9]+}}(%esp) # 1-byte Spill
|
|
; CHECK-NEXT: jmp .LBB0_2
|
|
; CHECK-NEXT: .LBB0_2: # %lor.end
|
|
; CHECK-NEXT: movb {{[0-9]+}}(%esp), %al # 1-byte Reload
|
|
; CHECK-NEXT: movb $1, %cl
|
|
; CHECK-NEXT: andb $1, %al
|
|
; CHECK-NEXT: movzbl %al, %edx
|
|
; CHECK-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
; CHECK-NEXT: cmpl %edx, %esi
|
|
; CHECK-NEXT: setl %al
|
|
; CHECK-NEXT: andb $1, %al
|
|
; CHECK-NEXT: movzbl %al, %edx
|
|
; CHECK-NEXT: xorl $-1, %edx
|
|
; CHECK-NEXT: cmpl $0, %edx
|
|
; CHECK-NEXT: movb %cl, {{[0-9]+}}(%esp) # 1-byte Spill
|
|
; CHECK-NEXT: jne .LBB0_4
|
|
; CHECK-NEXT: # BB#3: # %lor.rhs4
|
|
; CHECK-NEXT: xorl %eax, %eax
|
|
; CHECK-NEXT: movb %al, %cl
|
|
; CHECK-NEXT: movb %cl, {{[0-9]+}}(%esp) # 1-byte Spill
|
|
; CHECK-NEXT: jmp .LBB0_4
|
|
; CHECK-NEXT: .LBB0_4: # %lor.end5
|
|
; CHECK-NEXT: movb {{[0-9]+}}(%esp), %al # 1-byte Reload
|
|
; CHECK-NEXT: andb $1, %al
|
|
; CHECK-NEXT: movzbl %al, %ecx
|
|
; CHECK-NEXT: movw %cx, %dx
|
|
; CHECK-NEXT: movw %dx, {{[0-9]+}}(%esp)
|
|
; CHECK-NEXT: movzwl {{[0-9]+}}(%esp), %eax
|
|
; CHECK-NEXT: addl $16, %esp
|
|
; CHECK-NEXT: .cfi_def_cfa_offset 8
|
|
; CHECK-NEXT: popl %esi
|
|
; CHECK-NEXT: .cfi_def_cfa_offset 4
|
|
; CHECK-NEXT: retl
|
|
entry:
|
|
%aa = alloca i16, align 2
|
|
%bb = alloca i16, align 2
|
|
%cc = alloca i16, align 2
|
|
store i16 10959, i16* %aa, align 2
|
|
store i16 -15498, i16* %bb, align 2
|
|
store i16 19417, i16* %cc, align 2
|
|
%0 = load i16, i16* %aa, align 2
|
|
%conv = zext i16 %0 to i32
|
|
%1 = load i16, i16* %cc, align 2
|
|
%tobool = icmp ne i16 %1, 0
|
|
br i1 %tobool, label %lor.end, label %lor.rhs
|
|
|
|
lor.rhs: ; preds = %entry
|
|
br label %lor.end
|
|
|
|
lor.end: ; preds = %lor.rhs, %entry
|
|
%2 = phi i1 [ true, %entry ], [ false, %lor.rhs ]
|
|
%conv1 = zext i1 %2 to i32
|
|
%cmp = icmp slt i32 %conv, %conv1
|
|
%conv2 = zext i1 %cmp to i32
|
|
%neg = xor i32 %conv2, -1
|
|
%tobool3 = icmp ne i32 %neg, 0
|
|
br i1 %tobool3, label %lor.end5, label %lor.rhs4
|
|
|
|
lor.rhs4: ; preds = %lor.end
|
|
br label %lor.end5
|
|
|
|
lor.end5: ; preds = %lor.rhs4, %lor.end
|
|
%3 = phi i1 [ true, %lor.end ], [ false, %lor.rhs4 ]
|
|
%conv6 = zext i1 %3 to i16
|
|
store i16 %conv6, i16* %bb, align 2
|
|
%4 = load i16, i16* %bb, align 2
|
|
%conv7 = zext i16 %4 to i32
|
|
ret i32 %conv7
|
|
}
|