mirror of
https://github.com/RPCS3/llvm.git
synced 2024-12-14 15:39:06 +00:00
5fe5b3dcc8
More updating of tests to be explicit about the target triple rather than relying on the default target triple supporting ARM mode. Indicate to lit that object emission is not yet available for Windows on ARM. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@205545 91177308-0d34-0410-b5e6-96231b3b80d8
33 lines
435 B
LLVM
33 lines
435 B
LLVM
; RUN: llc -mtriple=arm-eabi %s -o - | FileCheck %s
|
|
|
|
define i32 @f1(i32 %u) {
|
|
%tmp = mul i32 %u, %u
|
|
ret i32 %tmp
|
|
}
|
|
|
|
; CHECK: mul
|
|
|
|
define i32 @f2(i32 %u, i32 %v) {
|
|
%tmp = mul i32 %u, %v
|
|
ret i32 %tmp
|
|
}
|
|
|
|
define i32 @f3(i32 %u) {
|
|
%tmp = mul i32 %u, 5
|
|
ret i32 %tmp
|
|
}
|
|
|
|
; CHECK: mul
|
|
; CHECK: lsl
|
|
|
|
define i32 @f4(i32 %u) {
|
|
%tmp = mul i32 %u, 4
|
|
ret i32 %tmp
|
|
}
|
|
|
|
; CHECK-NOT: mul
|
|
|
|
; CHECK: lsl
|
|
; CHECK-NOT: lsl
|
|
|