llvm/test/CodeGen/X86/vec_set-J.ll
2008-07-10 01:08:23 +00:00

11 lines
311 B
LLVM

; RUN: llvm-as < %s | llc -march=x86 -mattr=+sse2 | grep movss
; PR2472
define <4 x i32> @a(<4 x i32> %a) nounwind {
entry:
%vecext = extractelement <4 x i32> %a, i32 0
insertelement <4 x i32> zeroinitializer, i32 %vecext, i32 0
%add = add <4 x i32> %a, %0
ret <4 x i32> %add
}