mirror of
https://github.com/RPCS3/llvm.git
synced 2024-12-23 12:40:17 +00:00
61de70d98e
were using a class defined for 32 bit instructions and thus the instruction was for addiu instead of daddiu. This was corrected by adding the instruction opcode as a field in the base class to be filled in by the defs. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@161359 91177308-0d34-0410-b5e6-96231b3b80d8
19 lines
465 B
LLVM
19 lines
465 B
LLVM
; RUN: llc -march=mips64el -filetype=obj -mcpu=mips64r2 %s -o - \
|
|
; RUN: | llvm-objdump -disassemble -triple mips64el - \
|
|
; RUN: | FileCheck %s
|
|
|
|
@p = external global i32*
|
|
|
|
define void @f1() nounwind {
|
|
entry:
|
|
; CHECK: .text:
|
|
; CHECK-NOT: addiu {{[0-9,a-f]+}}, {{[0-9,a-f]+}}, {{[0-9]+}}
|
|
|
|
%a = alloca [10 x i32], align 4
|
|
%arraydecay = getelementptr inbounds [10 x i32]* %a, i64 0, i64 0
|
|
store i32* %arraydecay, i32** @p, align 8
|
|
ret void
|
|
|
|
; CHECK: jr $ra
|
|
}
|