mirror of
https://github.com/RPCS3/llvm.git
synced 2024-12-14 23:48:56 +00:00
1e1f8ba28c
- Switch to standard addAssemblyEmitter logic. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@75854 91177308-0d34-0410-b5e6-96231b3b80d8
42 lines
1.2 KiB
C++
42 lines
1.2 KiB
C++
//===-- XCore.h - Top-level interface for XCore representation --*- C++ -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file contains the entry points for global functions defined in the LLVM
|
|
// XCore back-end.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef TARGET_XCORE_H
|
|
#define TARGET_XCORE_H
|
|
|
|
#include "llvm/Target/TargetMachine.h"
|
|
|
|
namespace llvm {
|
|
class FunctionPass;
|
|
class TargetMachine;
|
|
class XCoreTargetMachine;
|
|
class formatted_raw_ostream;
|
|
|
|
FunctionPass *createXCoreISelDag(XCoreTargetMachine &TM);
|
|
FunctionPass *createXCoreCodePrinterPass(formatted_raw_ostream &OS,
|
|
TargetMachine &TM,
|
|
bool Verbose);
|
|
} // end namespace llvm;
|
|
|
|
// Defines symbolic names for XCore registers. This defines a mapping from
|
|
// register name to register number.
|
|
//
|
|
#include "XCoreGenRegisterNames.inc"
|
|
|
|
// Defines symbolic names for the XCore instructions.
|
|
//
|
|
#include "XCoreGenInstrNames.inc"
|
|
|
|
#endif
|