Nicolai Haehnle 73eed0f1af TableGen: Resolve all template args simultaneously in AddSubClass ...

Summary:
Use the new resolver interface more explicitly, and avoid traversing
all the initializers multiple times.

Add a test case for a pattern that was broken by an earlier version
of this change.

An additional change is that we now remove *all* template arguments
after resolving them.

Change-Id: I86c828c8cc84c18b052dfe0f64c0d5cbf3c4e13c

Reviewers: arsenm, craig.topper, tra, MartinO

Subscribers: wdng, llvm-commits

Differential Revision: https://reviews.llvm.org/D43652

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@326706 91177308-0d34-0410-b5e6-96231b3b80d8

2018-03-05 15:21:11 +00:00

..

Analysis

[SCEV] Smart range calculation for SCEVUnknown Phis

2018-03-01 06:56:48 +00:00

Assembler

Make the LLParser accept call instructions of variables in the program AS

2018-02-27 11:15:11 +00:00

Bindings

[LLVM-C] Add Accessors For A Module's Source File Name

2018-01-30 21:34:29 +00:00

Bitcode

[DebugInfo] Add remaining files to r325970

2018-02-23 23:13:18 +00:00

BugPoint

[bugpoint] Report non-existent opt binary

2018-02-09 06:09:15 +00:00

CodeGen

Pass Divergence Analysis data to Selection DAG to drive divergence

2018-03-05 15:12:21 +00:00

DebugInfo

Add DBG_VALUE support to the linear DAG scheduler

2018-03-02 22:59:51 +00:00

Examples

…

ExecutionEngine

[RuntimeDyld][MachO] Fix assertion in encodeAddend, add missing directive to

2018-03-01 01:44:33 +00:00

Feature

Mark two tests REQUIRES: x86-registered-backend

2018-01-31 07:32:03 +00:00

FileCheck

[FileCheck] - Fix possible buffer out of bounds access when parsing --check-prefix.

2018-01-16 08:09:24 +00:00

Instrumentation

[InstrProfiling] Emit the runtime hook when no counters are lowered

2018-02-28 19:00:08 +00:00

Integer

…

JitListener

…

Linker

[DebugInfo] Add remaining files to r325970

2018-02-23 23:13:18 +00:00

LTO

[LTO] Support filtering by hotness threshold

2018-02-26 18:37:45 +00:00

MC

[ARM][Asm] VMOVSRR and VMOVRRS need sequential S registers

2018-03-05 13:27:26 +00:00

Object

[WebAssembly] Reorder reloc sections to come between symtab and name

2018-03-05 12:59:03 +00:00

ObjectYAML

[WebAssembly] Add validation to reloc section

2018-03-05 13:32:38 +00:00

Other

Recommit r325001: [CallSiteSplitting] Support splitting of blocks with instrs before call.

2018-02-14 13:59:12 +00:00

SafepointIRVerifier

[SafepointIRVerifier] Allow non-dereferencing uses of unrelocated or poisoned PHI nodes

2017-12-25 09:35:10 +00:00

SymbolRewriter

…

TableGen

TableGen: Resolve all template args simultaneously in AddSubClass

2018-03-05 15:21:11 +00:00

ThinLTO/X86

[ThinLTO] Revert r325320: Import global variables

2018-03-02 23:40:08 +00:00

tools

[WebAssembly] Reorder reloc sections to come between symtab and name

2018-03-05 12:59:03 +00:00

Transforms

[MergeICmp] We can discard initial blocks that do other work

2018-03-05 13:54:47 +00:00

Unit

[lit] Make lit support config files with .py extension.

2017-09-21 00:24:52 +00:00

Verifier

[DebugInfo] Unify ChecksumKind and Checksum value in DIFile

2018-02-12 19:45:54 +00:00

YAMLParser

…

.clang-format

…

CMakeLists.txt

[llvm-opt-fuzzer] Add opt fuzzer to the test-depends list.

2017-11-15 15:07:37 +00:00

lit.cfg.py

Don't try to run MCJIT/OrcJIT EH tests when C++ library is statically linked

2018-01-08 02:48:41 +00:00

lit.site.cfg.py.in

Add opt-viewer testing

2017-11-29 17:07:41 +00:00

TestRunner.sh

…