Sanjay Patel 2ef4e14af3 [DAGCombiner] allow undef elts in vector fmul matching ...

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@344534 91177308-0d34-0410-b5e6-96231b3b80d8

2018-10-15 16:54:07 +00:00

..

AArch64

[DAGCombiner] allow undef elts in vector fmul matching

2018-10-15 16:54:07 +00:00

AMDGPU

AMDGPU: Test showing a scalar buffer load deficiency

2018-10-15 11:37:04 +00:00

ARC

…

ARM

[ARM][NEON] Improve vector popcnt lowering with PADDL (PR39281)

2018-10-15 13:20:41 +00:00

AVR

[AVR] Fix the 'call.ll' CodeGen test

2018-10-10 03:21:42 +00:00

BPF

[bpf] Test case for symbol information in object file

2018-09-22 17:31:01 +00:00

Generic

Revert r344197 "[MC][ELF] compute entity size for explicit sections"

2018-10-11 18:43:08 +00:00

Hexagon

[TwoAddressInstructionPass] Replace subregister uses when processing tied operands

2018-10-15 08:36:03 +00:00

Inputs

…

Lanai

Remove SETCCE use from Lanai's backend

2018-06-03 12:56:24 +00:00

Mips

[LegalizeVectorTypes] When widening the result of a bitcast from a scalar type, use a scalar_to_vector to turn the scalar into a vector intead of a build vector full of mostly undefs.

2018-10-12 21:59:55 +00:00

MIR

[codeview] Emit S_FRAMEPROC and use S_DEFRANGE_FRAMEPOINTER_REL

2018-10-01 21:59:45 +00:00

MSP430

[DAGCombiner] Add X / X -> 1 & X % X -> 0 folds (test tweaks)

2018-08-29 11:18:14 +00:00

Nios2

[Nios2] Arithmetic instructions for R1 and R2 ISA.

2018-01-09 11:15:08 +00:00

NVPTX

[NVPTX] Implement isLegalToVectorizeLoadChain

2018-08-27 17:29:43 +00:00

PowerPC

[PowerPC] avoid masking already-zero bits in BitPermutationSelector

2018-10-12 14:02:20 +00:00

RISCV

[RISCV] Eliminate unnecessary masking of promoted shift amounts

2018-10-12 23:18:52 +00:00

SPARC

[Sparc] Remove the support for builtin setjmp/longjmp

2018-09-27 13:32:54 +00:00

SystemZ

[DAGCombine] Improve Load-Store Forwarding

2018-10-10 14:15:52 +00:00

Thumb

Revert "Revert "[ConstHoist] Do not rebase single (or few) dependent constant""

2018-09-26 00:59:09 +00:00

Thumb2

[ARM] Do not fuse VADD and VMUL on the Cortex-M4 and Cortex-M33

2018-09-24 12:02:50 +00:00

WebAssembly

[WebAssembly] SIMD min and max

2018-10-13 07:26:10 +00:00

WinCFGuard

[COFF] Emit @feat.00 on 64-bit and set the CFG bit when emitting guardcf tables

2018-09-19 09:58:30 +00:00

WinEH

[DebugInfo] Add DILabel metadata and intrinsic llvm.dbg.label.

2018-05-09 02:40:45 +00:00

X86

[DAGCombiner] allow undef elts in vector fma matching

2018-10-15 15:56:39 +00:00

XCore

[DAGCombiner] extend(ifpositive(X)) -> shift-right (not X)

2018-07-15 16:27:07 +00:00