mirror of
https://github.com/RPCS3/llvm.git
synced 2024-12-21 03:28:31 +00:00
7ee0e5ae60
In the added testcase the constant 55 was behind an AssertZext of type i1, and ComputeDemandedBits reported that some of the bits were both known to be one and known to be zero. Together with Michael Kuperstein <michael.m.kuperstein@intel.com> git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@160305 91177308-0d34-0410-b5e6-96231b3b80d8
13 lines
195 B
LLVM
13 lines
195 B
LLVM
; RUN: llc < %s -march=x86-64 -mcpu=corei7
|
|
|
|
define void @autogen_SD3100() {
|
|
BB:
|
|
%FC123 = fptoui float 0x40693F5D00000000 to i1
|
|
br i1 %FC123, label %V, label %W
|
|
|
|
V:
|
|
ret void
|
|
W:
|
|
ret void
|
|
}
|