Files
llvm/test/CodeGen/MSP430/AddrMode-bis-rx.ll
T
Anton Korobeynikov 695940b0f1 [MSP430] Add MC layer
Reapply r346374 with the fixes for modules build.

Original summary:

This change implements assembler parser, code emitter, ELF object writer
and disassembler for the MSP430 ISA.  Also, more instruction forms are added
to the target description.

Patch by Michael Skvortsov!



git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@346948 91177308-0d34-0410-b5e6-96231b3b80d8
2018-11-15 12:29:43 +00:00

75 lines
1.6 KiB
LLVM

; RUN: llc < %s -march=msp430 | FileCheck %s
target datalayout = "e-p:16:16:16-i1:8:8-i8:8:8-i16:16:16-i32:16:16"
target triple = "msp430-generic-generic"
define i16 @am1(i16 %x, i16* %a) nounwind {
%1 = load i16, i16* %a
%2 = or i16 %1,%x
ret i16 %2
}
; CHECK-LABEL: am1:
; CHECK: bis 0(r13), r12
@foo = external global i16
define i16 @am2(i16 %x) nounwind {
%1 = load i16, i16* @foo
%2 = or i16 %1,%x
ret i16 %2
}
; CHECK-LABEL: am2:
; CHECK: bis &foo, r12
@bar = internal constant [2 x i8] [ i8 32, i8 64 ]
define i8 @am3(i8 %x, i16 %n) nounwind {
%1 = getelementptr [2 x i8], [2 x i8]* @bar, i16 0, i16 %n
%2 = load i8, i8* %1
%3 = or i8 %2,%x
ret i8 %3
}
; CHECK-LABEL: am3:
; CHECK: bis.b bar(r13), r12
define i16 @am4(i16 %x) nounwind {
%1 = load volatile i16, i16* inttoptr(i16 32 to i16*)
%2 = or i16 %1,%x
ret i16 %2
}
; CHECK-LABEL: am4:
; CHECK: bis &32, r12
define i16 @am5(i16 %x, i16* %a) nounwind {
%1 = getelementptr i16, i16* %a, i16 2
%2 = load i16, i16* %1
%3 = or i16 %2,%x
ret i16 %3
}
; CHECK-LABEL: am5:
; CHECK: bis 4(r13), r12
%S = type { i16, i16 }
@baz = common global %S zeroinitializer, align 1
define i16 @am6(i16 %x) nounwind {
%1 = load i16, i16* getelementptr (%S, %S* @baz, i32 0, i32 1)
%2 = or i16 %1,%x
ret i16 %2
}
; CHECK-LABEL: am6:
; CHECK: bis &baz+2, r12
%T = type { i16, [2 x i8] }
@duh = internal constant %T { i16 16, [2 x i8][i8 32, i8 64 ] }
define i8 @am7(i8 %x, i16 %n) nounwind {
%1 = getelementptr %T, %T* @duh, i32 0, i32 1
%2 = getelementptr [2 x i8], [2 x i8]* %1, i16 0, i16 %n
%3= load i8, i8* %2
%4 = or i8 %3,%x
ret i8 %4
}
; CHECK-LABEL: am7:
; CHECK: bis.b duh+2(r13), r12