mirror of
https://github.com/RPCS3/llvm.git
synced 2025-05-23 22:06:19 +00:00
758e067345
Generally, the ISEL is expanded into if-then-else sequence, in some cases (like when the destination register is the same with the true or false value register), it may just be expanded into just the if or else sequence. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@292154 91177308-0d34-0410-b5e6-96231b3b80d8
20 lines
549 B
LLVM
20 lines
549 B
LLVM
; RUN: llc -verify-machineinstrs -march=ppc32 -mcpu=ppc32 -mtriple=powerpc-unknown-linux-gnu < %s | FileCheck %s
|
|
define double @test(i1 %X) {
|
|
%Y = uitofp i1 %X to double
|
|
ret double %Y
|
|
}
|
|
|
|
; CHECK-LABEL: @test
|
|
|
|
; CHECK: andi. {{[0-9]+}}, 3, 1
|
|
; CHECK-NEXT: addis 4, 4, .LCPI
|
|
; CHECK-NEXT: addis 5, 5, .LCPI
|
|
; CHECK-NEXT: bc 12, 1, [[TRUE:.LBB[0-9]+]]
|
|
; CHECK: ori 3, 4, 0
|
|
; CHECK-NEXT: b [[SUCCESSOR:.LBB[0-9]+]]
|
|
; CHECK-NEXT: [[TRUE]]
|
|
; CHECK-NEXT: addi 3, 5, 0
|
|
; CHECK-NEXT: [[SUCCESSOR]]
|
|
; CHECK-NEXT: lfs 1, 0(3)
|
|
; CHECK-NEXT: blr
|