mirror of
https://github.com/RPCS3/llvm.git
synced 2024-12-28 07:05:03 +00:00
6824f127f9
System z branches have a mask to select which of the 4 CC values should cause the branch to be taken. We can invert a branch by inverting the mask. However, not all instructions can produce all 4 CC values, so inverting the branch like this can lead to some oddities. For example, integer comparisons only produce a CC of 0 (equal), 1 (less) or 2 (greater). If an integer EQ is reversed to NE before instruction selection, the branch will test for 1 or 2. If instead the branch is reversed after instruction selection (by inverting the mask), it will test for 1, 2 or 3. Both are correct, but the second isn't really canonical. This patch therefore keeps track of which CC values are possible and uses this when inverting a mask. Although this is mostly cosmestic, it fixes undefined behavior for the CIJNLH in branch-08.ll. Another fix would have been to mask out bit 0 when generating the fused compare and branch, but the point of this patch is that we shouldn't need to do that in the first place. The patch also makes it easier to reuse CC results from other instructions. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@187495 91177308-0d34-0410-b5e6-96231b3b80d8
140 lines
4.0 KiB
LLVM
140 lines
4.0 KiB
LLVM
; Test 16-bit atomic NANDs.
|
|
;
|
|
; RUN: llc < %s -mtriple=s390x-linux-gnu | FileCheck %s -check-prefix=CHECK
|
|
; RUN: llc < %s -mtriple=s390x-linux-gnu | FileCheck %s -check-prefix=CHECK-SHIFT1
|
|
; RUN: llc < %s -mtriple=s390x-linux-gnu | FileCheck %s -check-prefix=CHECK-SHIFT2
|
|
|
|
; Check NAND of a variable.
|
|
; - CHECK is for the main loop.
|
|
; - CHECK-SHIFT1 makes sure that the negated shift count used by the second
|
|
; RLL is set up correctly. The negation is independent of the NILL and L
|
|
; tested in CHECK.
|
|
; - CHECK-SHIFT2 makes sure that %b is shifted into the high part of the word
|
|
; before being used, and that the low bits are set to 1. This sequence is
|
|
; independent of the other loop prologue instructions.
|
|
define i16 @f1(i16 *%src, i16 %b) {
|
|
; CHECK-LABEL: f1:
|
|
; CHECK: sllg [[SHIFT:%r[1-9]+]], %r2, 3
|
|
; CHECK: nill %r2, 65532
|
|
; CHECK: l [[OLD:%r[0-9]+]], 0(%r2)
|
|
; CHECK: [[LABEL:\.[^:]*]]:
|
|
; CHECK: rll [[ROT:%r[0-9]+]], [[OLD]], 0([[SHIFT]])
|
|
; CHECK: nr [[ROT]], %r3
|
|
; CHECK: xilf [[ROT]], 4294901760
|
|
; CHECK: rll [[NEW:%r[0-9]+]], [[ROT]], 0({{%r[1-9]+}})
|
|
; CHECK: cs [[OLD]], [[NEW]], 0(%r2)
|
|
; CHECK: jl [[LABEL]]
|
|
; CHECK: rll %r2, [[OLD]], 16([[SHIFT]])
|
|
; CHECK: br %r14
|
|
;
|
|
; CHECK-SHIFT1-LABEL: f1:
|
|
; CHECK-SHIFT1: sllg [[SHIFT:%r[1-9]+]], %r2, 3
|
|
; CHECK-SHIFT1: lcr [[NEGSHIFT:%r[1-9]+]], [[SHIFT]]
|
|
; CHECK-SHIFT1: rll
|
|
; CHECK-SHIFT1: rll {{%r[0-9]+}}, {{%r[0-9]+}}, 0([[NEGSHIFT]])
|
|
; CHECK-SHIFT1: rll
|
|
; CHECK-SHIFT1: br %r14
|
|
;
|
|
; CHECK-SHIFT2-LABEL: f1:
|
|
; CHECK-SHIFT2: sll %r3, 16
|
|
; CHECK-SHIFT2: oill %r3, 65535
|
|
; CHECK-SHIFT2: rll
|
|
; CHECK-SHIFT2: nr {{%r[0-9]+}}, %r3
|
|
; CHECK-SHIFT2: rll
|
|
; CHECK-SHIFT2: rll
|
|
; CHECK-SHIFT2: br %r14
|
|
%res = atomicrmw nand i16 *%src, i16 %b seq_cst
|
|
ret i16 %res
|
|
}
|
|
|
|
; Check the minimum signed value. We AND the rotated word with 0x8000ffff.
|
|
define i16 @f2(i16 *%src) {
|
|
; CHECK-LABEL: f2:
|
|
; CHECK: sllg [[SHIFT:%r[1-9]+]], %r2, 3
|
|
; CHECK: nill %r2, 65532
|
|
; CHECK: l [[OLD:%r[0-9]+]], 0(%r2)
|
|
; CHECK: [[LABEL:\.[^:]*]]:
|
|
; CHECK: rll [[ROT:%r[0-9]+]], [[OLD]], 0([[SHIFT]])
|
|
; CHECK: nilh [[ROT]], 32768
|
|
; CHECK: xilf [[ROT]], 4294901760
|
|
; CHECK: rll [[NEW:%r[0-9]+]], [[ROT]], 0([[NEGSHIFT:%r[1-9]+]])
|
|
; CHECK: cs [[OLD]], [[NEW]], 0(%r2)
|
|
; CHECK: jl [[LABEL]]
|
|
; CHECK: rll %r2, [[OLD]], 16([[SHIFT]])
|
|
; CHECK: br %r14
|
|
;
|
|
; CHECK-SHIFT1-LABEL: f2:
|
|
; CHECK-SHIFT1: sllg [[SHIFT:%r[1-9]+]], %r2, 3
|
|
; CHECK-SHIFT1: lcr [[NEGSHIFT:%r[1-9]+]], [[SHIFT]]
|
|
; CHECK-SHIFT1: rll
|
|
; CHECK-SHIFT1: rll {{%r[0-9]+}}, {{%r[0-9]+}}, 0([[NEGSHIFT]])
|
|
; CHECK-SHIFT1: rll
|
|
; CHECK-SHIFT1: br %r14
|
|
;
|
|
; CHECK-SHIFT2-LABEL: f2:
|
|
; CHECK-SHIFT2: br %r14
|
|
%res = atomicrmw nand i16 *%src, i16 -32768 seq_cst
|
|
ret i16 %res
|
|
}
|
|
|
|
; Check NANDs of -2 (-1 isn't useful). We AND the rotated word with 0xfffeffff.
|
|
define i16 @f3(i16 *%src) {
|
|
; CHECK-LABEL: f3:
|
|
; CHECK: nilh [[ROT]], 65534
|
|
; CHECK: xilf [[ROT]], 4294901760
|
|
; CHECK: br %r14
|
|
;
|
|
; CHECK-SHIFT1-LABEL: f3:
|
|
; CHECK-SHIFT1: br %r14
|
|
; CHECK-SHIFT2-LABEL: f3:
|
|
; CHECK-SHIFT2: br %r14
|
|
%res = atomicrmw nand i16 *%src, i16 -2 seq_cst
|
|
ret i16 %res
|
|
}
|
|
|
|
; Check ANDs of 1. We AND the rotated word with 0x0001ffff.
|
|
define i16 @f4(i16 *%src) {
|
|
; CHECK-LABEL: f4:
|
|
; CHECK: nilh [[ROT]], 1
|
|
; CHECK: xilf [[ROT]], 4294901760
|
|
; CHECK: br %r14
|
|
;
|
|
; CHECK-SHIFT1-LABEL: f4:
|
|
; CHECK-SHIFT1: br %r14
|
|
; CHECK-SHIFT2-LABEL: f4:
|
|
; CHECK-SHIFT2: br %r14
|
|
%res = atomicrmw nand i16 *%src, i16 1 seq_cst
|
|
ret i16 %res
|
|
}
|
|
|
|
; Check the maximum signed value. We AND the rotated word with 0x7fffffff.
|
|
define i16 @f5(i16 *%src) {
|
|
; CHECK-LABEL: f5:
|
|
; CHECK: nilh [[ROT]], 32767
|
|
; CHECK: xilf [[ROT]], 4294901760
|
|
; CHECK: br %r14
|
|
;
|
|
; CHECK-SHIFT1-LABEL: f5:
|
|
; CHECK-SHIFT1: br %r14
|
|
; CHECK-SHIFT2-LABEL: f5:
|
|
; CHECK-SHIFT2: br %r14
|
|
%res = atomicrmw nand i16 *%src, i16 32767 seq_cst
|
|
ret i16 %res
|
|
}
|
|
|
|
; Check NANDs of a large unsigned value. We AND the rotated word with
|
|
; 0xfffdffff.
|
|
define i16 @f6(i16 *%src) {
|
|
; CHECK-LABEL: f6:
|
|
; CHECK: nilh [[ROT]], 65533
|
|
; CHECK: xilf [[ROT]], 4294901760
|
|
; CHECK: br %r14
|
|
;
|
|
; CHECK-SHIFT1-LABEL: f6:
|
|
; CHECK-SHIFT1: br %r14
|
|
; CHECK-SHIFT2-LABEL: f6:
|
|
; CHECK-SHIFT2: br %r14
|
|
%res = atomicrmw nand i16 *%src, i16 65533 seq_cst
|
|
ret i16 %res
|
|
}
|