mirror of
https://github.com/RPCS3/llvm.git
synced 2024-12-05 02:07:16 +00:00
df72eaef3d
simplify the X86 CMOVmr's. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@115702 91177308-0d34-0410-b5e6-96231b3b80d8
50 lines
840 B
TableGen
50 lines
840 B
TableGen
// RUN: tblgen %s | FileCheck %s
|
|
// XFAIL: vg_leak
|
|
|
|
class XD { bits<4> Prefix = 11; }
|
|
// CHECK: Prefix = { 1, 1, 0, 0 };
|
|
class XS { bits<4> Prefix = 12; }
|
|
class VEX { bit hasVEX_4VPrefix = 1; }
|
|
|
|
def xd : XD;
|
|
|
|
class BaseI {
|
|
bits<4> Prefix = 0;
|
|
bit hasVEX_4VPrefix = 0;
|
|
}
|
|
|
|
class I<bits<4> op> : BaseI {
|
|
bits<4> opcode = op;
|
|
int val = !if(!eq(Prefix, xd.Prefix), 7, 21);
|
|
int check = !if(hasVEX_4VPrefix, 0, 10);
|
|
}
|
|
|
|
multiclass R {
|
|
def rr : I<4>;
|
|
}
|
|
|
|
multiclass M {
|
|
def rm : I<2>;
|
|
}
|
|
|
|
multiclass Y {
|
|
defm SS : R, M, XD;
|
|
// CHECK: Prefix = { 1, 1, 0, 0 };
|
|
// CHECK: Prefix = { 1, 1, 0, 0 };
|
|
defm SD : R, M, XS;
|
|
}
|
|
|
|
// CHECK: int check = 0;
|
|
defm Instr : Y, VEX;
|
|
|
|
|
|
// Anonymous defm.
|
|
|
|
multiclass SomeAnonymous<int x> {
|
|
def rm;
|
|
def mr;
|
|
}
|
|
|
|
// These multiclasses shouldn't conflict.
|
|
defm : SomeAnonymous<1>;
|
|
defm : SomeAnonymous<2>; |