Stepan Dyatkovskiy 37e5cfa4aa PR19320:
The trouble as in ARMAsmParser, in ParseInstruction method. It assumes that ARM::R12 + 1 == ARM::SP.
It is wrong, since ARM::<Register> codes are generated by tablegen and actually could be any random numbers.



git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@205524 91177308-0d34-0410-b5e6-96231b3b80d8
2014-04-03 11:29:15 +00:00
..
2013-10-29 09:47:35 +00:00
2014-01-30 04:46:24 +00:00
2014-01-24 17:20:08 +00:00
2014-01-29 11:50:56 +00:00
2014-01-28 23:13:30 +00:00
2013-09-18 09:46:49 +00:00
2014-04-03 11:29:15 +00:00
2013-08-28 16:39:20 +00:00
2013-08-28 16:39:20 +00:00
2014-01-17 13:53:08 +00:00