mirror of
https://github.com/RPCS3/llvm.git
synced 2024-12-28 07:05:03 +00:00
11db068721
memory and synchronization barrier dmb and dsb instructions. - Change instruction names to something more sensible (matching name of actual instructions). - Added tests for memory barrier codegen. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@110785 91177308-0d34-0410-b5e6-96231b3b80d8
18 lines
408 B
LLVM
18 lines
408 B
LLVM
; RUN: llc < %s -march=thumb -mcpu=cortex-a8 | FileCheck %s
|
|
|
|
declare void @llvm.memory.barrier( i1 , i1 , i1 , i1 , i1 )
|
|
|
|
define void @t1() {
|
|
; CHECK: t1:
|
|
; CHECK: dsb
|
|
call void @llvm.memory.barrier( i1 false, i1 false, i1 false, i1 true, i1 true )
|
|
ret void
|
|
}
|
|
|
|
define void @t2() {
|
|
; CHECK: t2:
|
|
; CHECK: dmb
|
|
call void @llvm.memory.barrier( i1 false, i1 false, i1 false, i1 true, i1 false )
|
|
ret void
|
|
}
|