mirror of
https://github.com/RPCS3/llvm.git
synced 2024-11-30 23:21:04 +00:00
cfb83b7bac
When combining a sequence of two PSHUFD dag nodes into a single PSHUFD,
make sure that we assign the correct type to the resulting PSHUFD.
X86ISD::PSHUFD dag nodes can be either MVT::v4i32 or MVT::v4f32.
Before this change, an assertion failure was triggered in method
'DAGCombinerInfo::CombineTo' when trying to combine the shuffles from the test
below into a single PSHUFD.
define <4 x float> @test1(<4 x float> %V) {
%1 = shufflevector <4 x float> %V, <4 x float> undef, <4 x i32> <i32 3, i32 0, i32 2, i32 1>
%2 = shufflevector <4 x float> %1, <4 x float> undef, <4 x i32> <i32 3, i32 0, i32 2, i32 1>
ret <4 x float> %2
}
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@212498 91177308-0d34-0410-b5e6-96231b3b80d8
15 lines
465 B
LLVM
15 lines
465 B
LLVM
; RUN: llc < %s -march=x86-64 -mcpu=corei7 -debug
|
|
|
|
; REQUIRES: asserts
|
|
|
|
; Test that the dag combiner doesn't assert if we try to replace a sequence of two
|
|
; v4f32 X86ISD::PSHUFD nodes with a single PSHUFD.
|
|
|
|
|
|
define <4 x float> @test(<4 x float> %V) {
|
|
%1 = shufflevector <4 x float> %V, <4 x float> undef, <4 x i32> <i32 3, i32 0, i32 2, i32 1>
|
|
%2 = shufflevector <4 x float> %1, <4 x float> undef, <4 x i32> <i32 3, i32 0, i32 2, i32 1>
|
|
ret <4 x float> %2
|
|
}
|
|
|