mirror of
https://github.com/RPCS3/llvm.git
synced 2026-07-19 23:23:38 -04:00
Eli Friedman
70a59574dd
tMOVr and tPUSH/tPOP/tPOP_RET have register constraints which can't be expressed in TableGen, so check them explicitly. I've unfortunately run into issues with both of these recently; hopefully this saves some time for someone else in the future. Differential Revision: https://reviews.llvm.org/D59383 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@356303 91177308-0d34-0410-b5e6-96231b3b80d8
23 lines
577 B
YAML
23 lines
577 B
YAML
# RUN: not llc -mtriple=thumb -run-pass none -o /dev/null %s 2>&1 | FileCheck %s
|
|
# This test ensures that the MIR parser runs the machine verifier after parsing.
|
|
|
|
--- |
|
|
|
|
define i32 @inc(i32 %a) {
|
|
entry:
|
|
ret i32 %a
|
|
}
|
|
|
|
...
|
|
---
|
|
name: inc
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0.entry:
|
|
; CHECK: *** Bad machine code: Unsupported register in Thumb1 push/pop ***
|
|
frame-setup tPUSH 14, $noreg, undef $r12, killed $lr, implicit-def $sp, implicit $sp
|
|
|
|
; CHECK: *** Bad machine code: Non-flag-setting Thumb1 mov is v6-only ***
|
|
$r2 = tMOVr killed $r6, 14, $noreg
|
|
...
|