mirror of
https://github.com/RPCS3/llvm.git
synced 2024-12-24 04:56:51 +00:00
29f94c7201
This commit starts with a "git mv ARM64 AArch64" and continues out from there, renaming the C++ classes, intrinsics, and other target-local objects for consistency. "ARM64" test directories are also moved, and tests that began their life in ARM64 use an arm64 triple, those from AArch64 use an aarch64 triple. Both should be equivalent though. This finishes the AArch64 merge, and everyone should feel free to continue committing as normal now. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@209577 91177308-0d34-0410-b5e6-96231b3b80d8
156 lines
3.9 KiB
LLVM
156 lines
3.9 KiB
LLVM
; RUN: llc < %s -O0 -fast-isel-abort -mtriple=arm64-apple-darwin -mcpu=cyclone | FileCheck %s
|
|
|
|
define void @branch1() nounwind uwtable ssp {
|
|
%x = alloca i32, align 4
|
|
store i32 0, i32* %x, align 4
|
|
%1 = load i32* %x, align 4
|
|
%2 = icmp ne i32 %1, 0
|
|
br i1 %2, label %3, label %4
|
|
|
|
; <label>:3 ; preds = %0
|
|
br label %4
|
|
|
|
; <label>:4 ; preds = %3, %0
|
|
ret void
|
|
}
|
|
|
|
define void @branch2() nounwind uwtable ssp {
|
|
%1 = alloca i32, align 4
|
|
%x = alloca i32, align 4
|
|
%y = alloca i32, align 4
|
|
%z = alloca i32, align 4
|
|
store i32 0, i32* %1
|
|
store i32 1, i32* %y, align 4
|
|
store i32 1, i32* %x, align 4
|
|
store i32 0, i32* %z, align 4
|
|
%2 = load i32* %x, align 4
|
|
%3 = icmp ne i32 %2, 0
|
|
br i1 %3, label %4, label %5
|
|
|
|
; <label>:4 ; preds = %0
|
|
store i32 0, i32* %1
|
|
br label %14
|
|
|
|
; <label>:5 ; preds = %0
|
|
%6 = load i32* %y, align 4
|
|
%7 = icmp ne i32 %6, 0
|
|
br i1 %7, label %8, label %13
|
|
|
|
; <label>:8 ; preds = %5
|
|
%9 = load i32* %z, align 4
|
|
%10 = icmp ne i32 %9, 0
|
|
br i1 %10, label %11, label %12
|
|
|
|
; <label>:11 ; preds = %8
|
|
store i32 1, i32* %1
|
|
br label %14
|
|
|
|
; <label>:12 ; preds = %8
|
|
store i32 0, i32* %1
|
|
br label %14
|
|
|
|
; <label>:13 ; preds = %5
|
|
br label %14
|
|
|
|
; <label>:14 ; preds = %4, %11, %12, %13
|
|
%15 = load i32* %1
|
|
ret void
|
|
}
|
|
|
|
define void @true_() nounwind uwtable ssp {
|
|
; CHECK: @true_
|
|
; CHECK: b LBB2_1
|
|
br i1 true, label %1, label %2
|
|
|
|
; <label>:1
|
|
; CHECK: LBB2_1
|
|
br label %2
|
|
|
|
; <label>:2
|
|
ret void
|
|
}
|
|
|
|
define void @false_() nounwind uwtable ssp {
|
|
; CHECK: @false_
|
|
; CHECK: b LBB3_2
|
|
br i1 false, label %1, label %2
|
|
|
|
; <label>:1
|
|
br label %2
|
|
|
|
; <label>:2
|
|
; CHECK: LBB3_2
|
|
ret void
|
|
}
|
|
|
|
define zeroext i8 @trunc_(i8 zeroext %a, i16 zeroext %b, i32 %c, i64 %d) {
|
|
entry:
|
|
%a.addr = alloca i8, align 1
|
|
%b.addr = alloca i16, align 2
|
|
%c.addr = alloca i32, align 4
|
|
%d.addr = alloca i64, align 8
|
|
store i8 %a, i8* %a.addr, align 1
|
|
store i16 %b, i16* %b.addr, align 2
|
|
store i32 %c, i32* %c.addr, align 4
|
|
store i64 %d, i64* %d.addr, align 8
|
|
%0 = load i16* %b.addr, align 2
|
|
; CHECK: and w0, w0, #0x1
|
|
; CHECK: subs w0, w0, #0
|
|
; CHECK: b.eq LBB4_2
|
|
%conv = trunc i16 %0 to i1
|
|
br i1 %conv, label %if.then, label %if.end
|
|
|
|
if.then: ; preds = %entry
|
|
call void @foo1()
|
|
br label %if.end
|
|
|
|
if.end: ; preds = %if.then, %entry
|
|
%1 = load i32* %c.addr, align 4
|
|
; CHECK: and w[[REG:[0-9]+]], w{{[0-9]+}}, #0x1
|
|
; CHECK: subs w{{[0-9]+}}, w[[REG]], #0
|
|
; CHECK: b.eq LBB4_4
|
|
%conv1 = trunc i32 %1 to i1
|
|
br i1 %conv1, label %if.then3, label %if.end4
|
|
|
|
if.then3: ; preds = %if.end
|
|
call void @foo1()
|
|
br label %if.end4
|
|
|
|
if.end4: ; preds = %if.then3, %if.end
|
|
%2 = load i64* %d.addr, align 8
|
|
; CHECK: subs w{{[0-9]+}}, w{{[0-9]+}}, #0
|
|
; CHECK: b.eq LBB4_6
|
|
%conv5 = trunc i64 %2 to i1
|
|
br i1 %conv5, label %if.then7, label %if.end8
|
|
|
|
if.then7: ; preds = %if.end4
|
|
call void @foo1()
|
|
br label %if.end8
|
|
|
|
if.end8: ; preds = %if.then7, %if.end4
|
|
%3 = load i8* %a.addr, align 1
|
|
ret i8 %3
|
|
}
|
|
|
|
declare void @foo1()
|
|
|
|
; rdar://15174028
|
|
define i32 @trunc64(i64 %foo) nounwind {
|
|
; CHECK: trunc64
|
|
; CHECK: orr [[REG:x[0-9]+]], xzr, #0x1
|
|
; CHECK: and [[REG2:x[0-9]+]], x0, [[REG]]
|
|
; CHECK: mov x[[REG3:[0-9]+]], [[REG2]]
|
|
; CHECK: and [[REG4:w[0-9]+]], w[[REG3]], #0x1
|
|
; CHECK: subs {{w[0-9]+}}, [[REG4]], #0
|
|
; CHECK: b.eq LBB5_2
|
|
%a = and i64 %foo, 1
|
|
%b = trunc i64 %a to i1
|
|
br i1 %b, label %if.then, label %if.else
|
|
|
|
if.then:
|
|
ret i32 1
|
|
|
|
if.else:
|
|
ret i32 0
|
|
}
|