mirror of
https://github.com/RPCS3/llvm.git
synced 2024-12-03 17:32:59 +00:00
1076969bfe
Discussed here: http://lists.llvm.org/pipermail/llvm-dev/2018-January/120320.html In preparation for adding support for named vregs we are changing the sigil for physical registers in MIR to '$' from '%'. This will prevent name clashes of named physical register with named vregs. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@323922 91177308-0d34-0410-b5e6-96231b3b80d8 |
||
---|---|---|
.. | ||
big-endian-bitfield.ll | ||
big-endian-dump.ll | ||
bitfield.ll | ||
cfi-eof-prologue.ll | ||
constant-dbgloc.ll | ||
float-args.ll | ||
header.ll | ||
illegal-fragment.ll | ||
line.test | ||
lit.local.cfg | ||
little-endian-dump.ll | ||
lowerbdgdeclare_vla.ll | ||
multiple-constant-uses-drops-dbgloc.ll | ||
partial-subreg.ll | ||
PR16736.ll | ||
PR26163.ll | ||
processes-relocations.ll | ||
prologue_end.ll | ||
s-super-register.ll | ||
salvage-debug-info.ll | ||
sdag-split-arg1.ll | ||
sdag-split-arg.ll | ||
selectiondag-deadcode.ll | ||
single-constant-use-preserves-dbgloc.ll | ||
split-complex.ll | ||
sroa-complex.ll | ||
tls.ll |