mirror of
https://github.com/RPCS3/llvm.git
synced 2024-12-15 16:09:57 +00:00
832254e1c2
This feature is needed in order to support shifts of more than 255 bits on large integer types. This changes the syntax for llvm assembly to make shl, ashr and lshr instructions look like a binary operator: shl i32 %X, 1 instead of shl i32 %X, i8 1 Additionally, this should help a few passes perform additional optimizations. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@33776 91177308-0d34-0410-b5e6-96231b3b80d8
181 lines
4.3 KiB
LLVM
181 lines
4.3 KiB
LLVM
;test all the shifted and signextending adds and subs with and without consts
|
|
;
|
|
; RUN: llvm-as < %s | llc -march=alpha -o %t.s -f &&
|
|
; RUN: grep ' addl' %t.s | wc -l | grep 2 &&
|
|
; RUN: grep ' addq' %t.s | wc -l | grep 2 &&
|
|
; RUN: grep ' subl' %t.s | wc -l | grep 2 &&
|
|
; RUN: grep ' subq' %t.s | wc -l | grep 1 &&
|
|
;
|
|
; RUN: grep 'lda $0,-100($16)' %t.s | wc -l | grep 1 &&
|
|
; RUN: grep 's4addl' %t.s | wc -l | grep 2 &&
|
|
; RUN: grep 's8addl' %t.s | wc -l | grep 2 &&
|
|
; RUN: grep 's4addq' %t.s | wc -l | grep 2 &&
|
|
; RUN: grep 's8addq' %t.s | wc -l | grep 2 &&
|
|
;
|
|
; RUN: grep 's4subl' %t.s | wc -l | grep 2 &&
|
|
; RUN: grep 's8subl' %t.s | wc -l | grep 2 &&
|
|
; RUN: grep 's4subq' %t.s | wc -l | grep 2 &&
|
|
; RUN: grep 's8subq' %t.s | wc -l | grep 2
|
|
|
|
implementation ; Functions:
|
|
|
|
define i32 @al(i32 sext %x.s, i32 sext %y.s) sext {
|
|
entry:
|
|
%tmp.3.s = add i32 %y.s, %x.s ; <i32> [#uses=1]
|
|
ret i32 %tmp.3.s
|
|
}
|
|
|
|
define i32 @ali(i32 sext %x.s) sext {
|
|
entry:
|
|
%tmp.3.s = add i32 100, %x.s ; <i32> [#uses=1]
|
|
ret i32 %tmp.3.s
|
|
}
|
|
|
|
define i64 @aq(i64 sext %x.s, i64 sext %y.s) sext {
|
|
entry:
|
|
%tmp.3.s = add i64 %y.s, %x.s ; <i64> [#uses=1]
|
|
ret i64 %tmp.3.s
|
|
}
|
|
|
|
define i64 @aqi(i64 %x.s) {
|
|
entry:
|
|
%tmp.3.s = add i64 100, %x.s ; <i64> [#uses=1]
|
|
ret i64 %tmp.3.s
|
|
}
|
|
|
|
define i32 @sl(i32 sext %x.s, i32 sext %y.s) sext {
|
|
entry:
|
|
%tmp.3.s = sub i32 %y.s, %x.s ; <i32> [#uses=1]
|
|
ret i32 %tmp.3.s
|
|
}
|
|
|
|
define i32 @sli(i32 sext %x.s) sext {
|
|
entry:
|
|
%tmp.3.s = sub i32 %x.s, 100 ; <i32> [#uses=1]
|
|
ret i32 %tmp.3.s
|
|
}
|
|
|
|
define i64 @sq(i64 %x.s, i64 %y.s) {
|
|
entry:
|
|
%tmp.3.s = sub i64 %y.s, %x.s ; <i64> [#uses=1]
|
|
ret i64 %tmp.3.s
|
|
}
|
|
|
|
define i64 @sqi(i64 %x.s) {
|
|
entry:
|
|
%tmp.3.s = sub i64 %x.s, 100 ; <i64> [#uses=1]
|
|
ret i64 %tmp.3.s
|
|
}
|
|
|
|
define i32 @a4l(i32 sext %x.s, i32 sext %y.s) sext {
|
|
entry:
|
|
%tmp.1.s = shl i32 %y.s, 2 ; <i32> [#uses=1]
|
|
%tmp.3.s = add i32 %tmp.1.s, %x.s ; <i32> [#uses=1]
|
|
ret i32 %tmp.3.s
|
|
}
|
|
|
|
define i32 @a8l(i32 sext %x.s, i32 sext %y.s) sext {
|
|
entry:
|
|
%tmp.1.s = shl i32 %y.s, 3 ; <i32> [#uses=1]
|
|
%tmp.3.s = add i32 %tmp.1.s, %x.s ; <i32> [#uses=1]
|
|
ret i32 %tmp.3.s
|
|
}
|
|
|
|
define i64 @a4q(i64 %x.s, i64 %y.s) {
|
|
entry:
|
|
%tmp.1.s = shl i64 %y.s, 2 ; <i64> [#uses=1]
|
|
%tmp.3.s = add i64 %tmp.1.s, %x.s ; <i64> [#uses=1]
|
|
ret i64 %tmp.3.s
|
|
}
|
|
|
|
define i64 @a8q(i64 %x.s, i64 %y.s) {
|
|
entry:
|
|
%tmp.1.s = shl i64 %y.s, 3 ; <i64> [#uses=1]
|
|
%tmp.3.s = add i64 %tmp.1.s, %x.s ; <i64> [#uses=1]
|
|
ret i64 %tmp.3.s
|
|
}
|
|
|
|
define i32 @a4li(i32 sext %y.s) sext {
|
|
entry:
|
|
%tmp.1.s = shl i32 %y.s, 2 ; <i32> [#uses=1]
|
|
%tmp.3.s = add i32 100, %tmp.1.s ; <i32> [#uses=1]
|
|
ret i32 %tmp.3.s
|
|
}
|
|
|
|
define i32 @a8li(i32 sext %y.s) sext {
|
|
entry:
|
|
%tmp.1.s = shl i32 %y.s, 3 ; <i32> [#uses=1]
|
|
%tmp.3.s = add i32 100, %tmp.1.s ; <i32> [#uses=1]
|
|
ret i32 %tmp.3.s
|
|
}
|
|
|
|
define i64 @a4qi(i64 %y.s) {
|
|
entry:
|
|
%tmp.1.s = shl i64 %y.s, 2 ; <i64> [#uses=1]
|
|
%tmp.3.s = add i64 100, %tmp.1.s ; <i64> [#uses=1]
|
|
ret i64 %tmp.3.s
|
|
}
|
|
|
|
define i64 @a8qi(i64 %y.s) {
|
|
entry:
|
|
%tmp.1.s = shl i64 %y.s, 3 ; <i64> [#uses=1]
|
|
%tmp.3.s = add i64 100, %tmp.1.s ; <i64> [#uses=1]
|
|
ret i64 %tmp.3.s
|
|
}
|
|
|
|
define i32 @s4l(i32 sext %x.s, i32 sext %y.s) sext {
|
|
entry:
|
|
%tmp.1.s = shl i32 %y.s, 2 ; <i32> [#uses=1]
|
|
%tmp.3.s = sub i32 %tmp.1.s, %x.s ; <i32> [#uses=1]
|
|
ret i32 %tmp.3.s
|
|
}
|
|
|
|
define i32 @s8l(i32 sext %x.s, i32 sext %y.s) sext {
|
|
entry:
|
|
%tmp.1.s = shl i32 %y.s, 3 ; <i32> [#uses=1]
|
|
%tmp.3.s = sub i32 %tmp.1.s, %x.s ; <i32> [#uses=1]
|
|
ret i32 %tmp.3.s
|
|
}
|
|
|
|
define i64 @s4q(i64 %x.s, i64 %y.s) {
|
|
entry:
|
|
%tmp.1.s = shl i64 %y.s, 2 ; <i64> [#uses=1]
|
|
%tmp.3.s = sub i64 %tmp.1.s, %x.s ; <i64> [#uses=1]
|
|
ret i64 %tmp.3.s
|
|
}
|
|
|
|
define i64 @s8q(i64 %x.s, i64 %y.s) {
|
|
entry:
|
|
%tmp.1.s = shl i64 %y.s, 3 ; <i64> [#uses=1]
|
|
%tmp.3.s = sub i64 %tmp.1.s, %x.s ; <i64> [#uses=1]
|
|
ret i64 %tmp.3.s
|
|
}
|
|
|
|
define i32 @s4li(i32 sext %y.s) sext {
|
|
entry:
|
|
%tmp.1.s = shl i32 %y.s, 2 ; <i32> [#uses=1]
|
|
%tmp.3.s = sub i32 %tmp.1.s, 100 ; <i32> [#uses=1]
|
|
ret i32 %tmp.3.s
|
|
}
|
|
|
|
define i32 @s8li(i32 sext %y.s) sext {
|
|
entry:
|
|
%tmp.1.s = shl i32 %y.s, 3 ; <i32> [#uses=1]
|
|
%tmp.3.s = sub i32 %tmp.1.s, 100 ; <i32> [#uses=1]
|
|
ret i32 %tmp.3.s
|
|
}
|
|
|
|
define i64 @s4qi(i64 %y.s) {
|
|
entry:
|
|
%tmp.1.s = shl i64 %y.s, 2 ; <i64> [#uses=1]
|
|
%tmp.3.s = sub i64 %tmp.1.s, 100 ; <i64> [#uses=1]
|
|
ret i64 %tmp.3.s
|
|
}
|
|
|
|
define i64 @s8qi(i64 %y.s) {
|
|
entry:
|
|
%tmp.1.s = shl i64 %y.s, 3 ; <i64> [#uses=1]
|
|
%tmp.3.s = sub i64 %tmp.1.s, 100 ; <i64> [#uses=1]
|
|
ret i64 %tmp.3.s
|
|
}
|