mirror of
https://github.com/RPCS3/llvm.git
synced 2025-03-05 00:59:19 +00:00
a43d9cd666
While we use BaseIndexOffset in FindBetterNeighborChains to appropriately realize they're almost the same address and should be improved concurrently we do not use it in isAlias using the non-index understanding FindBaseOffset instead. Adding a BaseIndexOffset check in isAlias like should allow indexed stores to be merged. FindBaseOffset to be excised in subsequent patch. Reviewers: jyknight, aditya_nandakumar, bogner Subscribers: llvm-commits Differential Revision: https://reviews.llvm.org/D31987 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@301187 91177308-0d34-0410-b5e6-96231b3b80d8
53 lines
1.6 KiB
LLVM
53 lines
1.6 KiB
LLVM
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mcpu=x86-64 | FileCheck %s
|
|
|
|
define void @merge_store(i32* nocapture %a) {
|
|
; CHECK-LABEL: merge_store:
|
|
; CHECK: movq
|
|
; CHECK: movq
|
|
entry:
|
|
br label %for.body
|
|
|
|
for.body:
|
|
%indvars.iv = phi i64 [ 0, %entry ], [ %indvars.iv.next, %for.body ]
|
|
%arrayidx = getelementptr inbounds i32, i32* %a, i64 %indvars.iv
|
|
store i32 1, i32* %arrayidx, align 4
|
|
%0 = or i64 %indvars.iv, 1
|
|
%arrayidx2 = getelementptr inbounds i32, i32* %a, i64 %0
|
|
store i32 1, i32* %arrayidx2, align 4
|
|
%1 = or i64 %indvars.iv, 2
|
|
%arrayidx5 = getelementptr inbounds i32, i32* %a, i64 %1
|
|
store i32 1, i32* %arrayidx5, align 4
|
|
%2 = or i64 %indvars.iv, 3
|
|
%arrayidx8 = getelementptr inbounds i32, i32* %a, i64 %2
|
|
store i32 1, i32* %arrayidx8, align 4
|
|
%indvars.iv.next = add nuw nsw i64 %indvars.iv, 4
|
|
%3 = trunc i64 %indvars.iv.next to i32
|
|
%cmp = icmp slt i32 %3, 1000
|
|
br i1 %cmp, label %for.body, label %for.end
|
|
|
|
for.end:
|
|
ret void
|
|
}
|
|
|
|
;; CHECK-LABEL: indexed-store-merge
|
|
;; CHECK: movl $0, 2(%rsi,%rdi)
|
|
;; CHECK: movb $0, (%rsi)
|
|
define void @indexed-store-merge(i64 %p, i8* %v) {
|
|
entry:
|
|
%p2 = add nsw i64 %p, 2
|
|
%v2 = getelementptr i8, i8* %v, i64 %p2
|
|
store i8 0, i8* %v2, align 2
|
|
%p3 = add nsw i64 %p, 3
|
|
%v3 = getelementptr i8, i8* %v, i64 %p3
|
|
store i8 0, i8* %v3, align 1
|
|
%p4 = add nsw i64 %p, 4
|
|
%v4 = getelementptr i8, i8* %v, i64 %p4
|
|
store i8 0, i8* %v4, align 2
|
|
%p5 = add nsw i64 %p, 5
|
|
%v5 = getelementptr i8, i8* %v, i64 %p5
|
|
store i8 0, i8* %v5, align 1
|
|
%v0 = getelementptr i8, i8* %v, i64 0
|
|
store i8 0, i8* %v0, align 2
|
|
ret void
|
|
}
|