mirror of
https://github.com/RPCS3/llvm.git
synced 2024-11-28 14:10:55 +00:00
0edd83bfff
Like V_SET0, these instructions are expanded by ExpandPostRA to xorps / vxorps so they can participate in execution domain swizzling. This also makes the AVX variants redundant. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@145440 91177308-0d34-0410-b5e6-96231b3b80d8
28 lines
690 B
LLVM
28 lines
690 B
LLVM
; RUN: llc < %s -march=x86-64 -mattr=+sse42 | FileCheck %s
|
|
|
|
|
|
define float @extractFloat1() nounwind {
|
|
entry:
|
|
; CHECK: 1065353216
|
|
%tmp0 = bitcast <1 x double> <double 0x000000003F800000> to <2 x float>
|
|
%tmp1 = extractelement <2 x float> %tmp0, i32 0
|
|
ret float %tmp1
|
|
}
|
|
|
|
define float @extractFloat2() nounwind {
|
|
entry:
|
|
; CHECK: xorps %xmm0, %xmm0
|
|
%tmp4 = bitcast <1 x double> <double 0x000000003F800000> to <2 x float>
|
|
%tmp5 = extractelement <2 x float> %tmp4, i32 1
|
|
ret float %tmp5
|
|
}
|
|
|
|
define i32 @extractInt2() nounwind {
|
|
entry:
|
|
; CHECK: xorl %eax, %eax
|
|
%tmp4 = bitcast <1 x i64> <i64 256> to <2 x i32>
|
|
%tmp5 = extractelement <2 x i32> %tmp4, i32 1
|
|
ret i32 %tmp5
|
|
}
|
|
|