Matt Arsenault 936b78d214 DAG: Allow matching fminnum/fmaxnum from vselect ...

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@340655 91177308-0d34-0410-b5e6-96231b3b80d8

2018-08-24 21:24:18 +00:00

..

AArch64

[AArch64] Reject inline asm with FP registers when FP is disabled.

2018-08-24 19:12:13 +00:00

AMDGPU

DAG: Allow matching fminnum/fmaxnum from vselect

2018-08-24 21:24:18 +00:00

ARC

[ARC] Add ARC backend.

2017-08-24 15:40:33 +00:00

ARM

[ARM] Lower llvm.ctlz.i32 to a libcall when clz is not available.

2018-08-22 21:47:14 +00:00

AVR

[AVR] Set trackLivenessAfterRegAlloc

2018-06-11 14:46:48 +00:00

BPF

bpf: add missing RegState to notify MachineInstr verifier necessary register usage

2018-07-27 16:58:52 +00:00

Generic

[DWARF] Unclamp line table version on Darwin for v5 and later.

2018-08-08 21:16:50 +00:00

Hexagon

[Hexagon] Enable interleaving in loop vectorizer

2018-08-22 20:15:04 +00:00

Inputs

…

Lanai

Remove SETCCE use from Lanai's backend

2018-06-03 12:56:24 +00:00

Mips

[DAGCombiner][Mips] Don't combine bitcast+store after LegalOperations when the store is volatile, if the resulting store isn't Legal

2018-08-24 17:48:25 +00:00

MIR

Consistently use MemoryLocation::UnknownSize to indicate unknown access size

2018-08-20 20:37:57 +00:00

MSP430

Emit a left-shift instead of a power-of-two multiply for jump-tables

2018-05-16 08:58:26 +00:00

Nios2

[Nios2] Arithmetic instructions for R1 and R2 ISA.

2018-01-09 11:15:08 +00:00

NVPTX

[NVPTX] Remove ftz variants of cvt with rounding mode

2018-08-21 18:44:25 +00:00

PowerPC

[PowerPC] Emit xscpsgndp instead of xxlor when copying floating point scalar registers for P9

2018-08-24 20:00:24 +00:00

RISCV

[SelectionDAG] Improve the legalisation lowering of UMULO.

2018-08-16 18:39:39 +00:00

SPARC

[Sparc] Get sret arg size from CallLoweringInfo.getArgs()

2018-08-17 10:40:00 +00:00

SystemZ

[RegisterCoalscer] Manually remove leftover segments when commuting def

2018-08-21 19:01:26 +00:00

Thumb

[SelectionDAG] Improve the legalisation lowering of UMULO.

2018-08-16 18:39:39 +00:00

Thumb2

[SelectionDAG] Improve the legalisation lowering of UMULO.

2018-08-16 18:39:39 +00:00

WebAssembly

[WebAssembly] Prioritize splats over v128.consts

2018-08-23 19:23:13 +00:00

WinCFGuard

Rename the cfguard module flag to cfguardtable

2018-08-10 09:48:53 +00:00

WinEH

[DebugInfo] Add DILabel metadata and intrinsic llvm.dbg.label.

2018-05-09 02:40:45 +00:00

X86

CodeGen: Add two more conditions for adding symbols to the address-significance table.

2018-08-24 20:37:09 +00:00

XCore

[DAGCombiner] extend(ifpositive(X)) -> shift-right (not X)

2018-07-15 16:27:07 +00:00