mirror of
https://github.com/RPCS3/llvm.git
synced 2024-12-19 09:57:42 +00:00
29f94c7201
This commit starts with a "git mv ARM64 AArch64" and continues out from there, renaming the C++ classes, intrinsics, and other target-local objects for consistency. "ARM64" test directories are also moved, and tests that began their life in ARM64 use an arm64 triple, those from AArch64 use an aarch64 triple. Both should be equivalent though. This finishes the AArch64 merge, and everyone should feel free to continue committing as normal now. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@209577 91177308-0d34-0410-b5e6-96231b3b80d8
70 lines
1.9 KiB
LLVM
70 lines
1.9 KiB
LLVM
; RUN: llc -verify-machineinstrs -mtriple=arm64-none-linux-gnu -disable-fp-elim < %s | FileCheck %s
|
|
declare void @use_addr(i8*)
|
|
|
|
@addr = global i8* null
|
|
|
|
define void @test_bigframe() {
|
|
; CHECK-LABEL: test_bigframe:
|
|
; CHECK: .cfi_startproc
|
|
|
|
%var1 = alloca i8, i32 20000000
|
|
%var2 = alloca i8, i32 16
|
|
%var3 = alloca i8, i32 20000000
|
|
|
|
; CHECK: sub sp, sp, #4095, lsl #12
|
|
; CHECK: sub sp, sp, #4095, lsl #12
|
|
; CHECK: sub sp, sp, #1575, lsl #12
|
|
; CHECK: sub sp, sp, #2576
|
|
; CHECK: .cfi_def_cfa_offset 40000032
|
|
|
|
|
|
; CHECK: add [[TMP:x[0-9]+]], sp, #4095, lsl #12
|
|
; CHECK: add [[TMP1:x[0-9]+]], [[TMP]], #787, lsl #12
|
|
; CHECK: add {{x[0-9]+}}, [[TMP1]], #3344
|
|
store volatile i8* %var1, i8** @addr
|
|
|
|
%var1plus2 = getelementptr i8* %var1, i32 2
|
|
store volatile i8* %var1plus2, i8** @addr
|
|
|
|
; CHECK: add [[TMP:x[0-9]+]], sp, #4095, lsl #12
|
|
; CHECK: add [[TMP1:x[0-9]+]], [[TMP]], #787, lsl #12
|
|
; CHECK: add {{x[0-9]+}}, [[TMP1]], #3328
|
|
store volatile i8* %var2, i8** @addr
|
|
|
|
%var2plus2 = getelementptr i8* %var2, i32 2
|
|
store volatile i8* %var2plus2, i8** @addr
|
|
|
|
store volatile i8* %var3, i8** @addr
|
|
|
|
%var3plus2 = getelementptr i8* %var3, i32 2
|
|
store volatile i8* %var3plus2, i8** @addr
|
|
|
|
; CHECK: add sp, sp, #4095, lsl #12
|
|
; CHECK: add sp, sp, #4095, lsl #12
|
|
; CHECK: add sp, sp, #1575, lsl #12
|
|
; CHECK: add sp, sp, #2576
|
|
; CHECK: .cfi_endproc
|
|
ret void
|
|
}
|
|
|
|
define void @test_mediumframe() {
|
|
; CHECK-LABEL: test_mediumframe:
|
|
%var1 = alloca i8, i32 1000000
|
|
%var2 = alloca i8, i32 16
|
|
%var3 = alloca i8, i32 1000000
|
|
; CHECK: sub sp, sp, #488, lsl #12
|
|
; CHECK-NEXT: sub sp, sp, #1168
|
|
|
|
store volatile i8* %var1, i8** @addr
|
|
; CHECK: add [[VAR1ADDR:x[0-9]+]], sp, #244, lsl #12
|
|
; CHECK: add [[VAR1ADDR]], [[VAR1ADDR]], #592
|
|
|
|
; CHECK: add [[VAR2ADDR:x[0-9]+]], sp, #244, lsl #12
|
|
; CHECK: add [[VAR2ADDR]], [[VAR2ADDR]], #576
|
|
|
|
store volatile i8* %var2, i8** @addr
|
|
; CHECK: add sp, sp, #488, lsl #12
|
|
; CHECK: add sp, sp, #1168
|
|
ret void
|
|
}
|