Matt Arsenault 8ad4a20d3e AMDGPU: Fix asserts on invalid register ranges ... If the requested SGPR was not actually aligned, it was accepted and rounded down instead of rejected. Also fix an assert if the range is an invalid size. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@252009 91177308-0d34-0410-b5e6-96231b3b80d8		2015-11-03 22:50:32 +00:00
..
AArch64	[AArch64] Check the size of the vector before accessing its elements.	2015-10-13 18:55:34 +00:00
AMDGPU	AMDGPU: Fix asserts on invalid register ranges	2015-11-03 22:50:32 +00:00
ARM	Don't create empty sections just to look like gas.	2015-11-03 20:02:22 +00:00
AsmParser	[MC] Don't crash when .word is given bogus values	2015-10-26 02:45:50 +00:00
COFF	Fix pr24486.	2015-10-05 12:07:05 +00:00
Disassembler	[ARM] Allow SP in rGPR, starting from ARMv8	2015-10-28 13:58:36 +00:00
ELF	Don't create empty sections just to look like gas.	2015-11-03 20:02:22 +00:00
Hexagon	[Hexagon] Split double registers	2015-10-16 20:38:54 +00:00
MachO	MachO: support tvOS and watchOS version min commands in llvm-objdump	2015-11-02 21:26:58 +00:00
Markup	MC: Simple example parser for MC assembly markup.	2012-10-31 23:24:13 +00:00
Mips	Relax a few more overspecified tests.	2015-11-03 19:38:19 +00:00
PowerPC	Relax a few more overspecified tests.	2015-11-03 19:38:19 +00:00
Sparc	Update test to take into account for r251271.	2015-10-26 03:34:29 +00:00
SystemZ	[SystemZ] testcase MC/SystemZ/insn-good-z13.s extended.	2015-10-12 10:13:57 +00:00
X86	AVX512: add encoding tests for vmovq/d instructions.	2015-11-03 07:30:17 +00:00