mirror of
https://github.com/RPCS3/llvm.git
synced 2024-12-21 03:28:31 +00:00
29f94c7201
This commit starts with a "git mv ARM64 AArch64" and continues out from there, renaming the C++ classes, intrinsics, and other target-local objects for consistency. "ARM64" test directories are also moved, and tests that began their life in ARM64 use an arm64 triple, those from AArch64 use an aarch64 triple. Both should be equivalent though. This finishes the AArch64 merge, and everyone should feel free to continue committing as normal now. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@209577 91177308-0d34-0410-b5e6-96231b3b80d8
56 lines
1.3 KiB
LLVM
56 lines
1.3 KiB
LLVM
; RUN: llc -mtriple=aarch64-linux-gnu -o - %s | FileCheck %s
|
|
|
|
@var = global i1 0
|
|
|
|
define i32 @test_sextloadi32() {
|
|
; CHECK-LABEL: test_sextloadi32
|
|
|
|
%val = load i1* @var
|
|
%ret = sext i1 %val to i32
|
|
; CHECK: ldrb {{w[0-9]+}}, [{{x[0-9]+}}, {{#?}}:lo12:var]
|
|
; CHECK: {{sbfx x[0-9]+, x[0-9]+, #0, #1|sbfx w[0-9]+, w[0-9]+, #0, #1}}
|
|
|
|
ret i32 %ret
|
|
; CHECK: ret
|
|
}
|
|
|
|
define i64 @test_sextloadi64() {
|
|
; CHECK-LABEL: test_sextloadi64
|
|
|
|
%val = load i1* @var
|
|
%ret = sext i1 %val to i64
|
|
; CHECK: ldrb {{w[0-9]+}}, [{{x[0-9]+}}, {{#?}}:lo12:var]
|
|
; CHECK: {{sbfx x[0-9]+, x[0-9]+, #0, #1}}
|
|
|
|
ret i64 %ret
|
|
; CHECK: ret
|
|
}
|
|
|
|
define i32 @test_zextloadi32() {
|
|
; CHECK-LABEL: test_zextloadi32
|
|
|
|
; It's not actually necessary that "ret" is next, but as far as LLVM
|
|
; is concerned only 0 or 1 should be loadable so no extension is
|
|
; necessary.
|
|
%val = load i1* @var
|
|
%ret = zext i1 %val to i32
|
|
; CHECK: ldrb {{w[0-9]+}}, [{{x[0-9]+}}, {{#?}}:lo12:var]
|
|
|
|
ret i32 %ret
|
|
; CHECK-NEXT: ret
|
|
}
|
|
|
|
define i64 @test_zextloadi64() {
|
|
; CHECK-LABEL: test_zextloadi64
|
|
|
|
; It's not actually necessary that "ret" is next, but as far as LLVM
|
|
; is concerned only 0 or 1 should be loadable so no extension is
|
|
; necessary.
|
|
%val = load i1* @var
|
|
%ret = zext i1 %val to i64
|
|
; CHECK: ldrb {{w[0-9]+}}, [{{x[0-9]+}}, {{#?}}:lo12:var]
|
|
|
|
ret i64 %ret
|
|
; CHECK-NEXT: ret
|
|
}
|