llvm/test/CodeGen
Robert Lougher a63585a8f5 Teach the DAGCombiner how to fold concat_vector nodes when the input is two
BUILD_VECTOR nodes, e.g.:

(concat_vectors (BUILD_VECTOR a1, a2, a3, a4), (BUILD_VECTOR b1, b2, b3, b4))
->
(BUILD_VECTOR a1, a2, a3, a4, b1, b2, b3, b4)

This fixes an issue with AVX, where a sequence was not recognized as a 256-bit
vbroadcast due to the concat_vectors.



git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@201158 91177308-0d34-0410-b5e6-96231b3b80d8
2014-02-11 15:42:46 +00:00
..
AArch64 [AArch64]Implement the copy of two FPR8 registers by using FMOVss of two FPR32 registers in copyPhysReg. 2014-02-10 03:16:22 +00:00
ARM ARM: use natural LLVM IR for vshll instructions 2014-02-10 16:20:29 +00:00
CPP Begin adding docs and IR-level support for the inalloca attribute 2013-12-19 02:14:12 +00:00
Generic [DAG] Don't pull the binary operation though the shift if the operands have opaque constants. 2014-02-06 04:09:06 +00:00
Hexagon DebugInfo: Remove some unneeded conditionals now that DIBuilder no longer emits zero-length arrays as {i32 0} 2014-02-04 01:23:52 +00:00
Inputs Debug Info: update testing cases to specify the debug info version number. 2013-11-22 21:49:45 +00:00
Mips [mips][msa] Add DLSA instruction. 2014-02-10 12:05:17 +00:00
MSP430 Fix known typos 2014-01-24 17:20:08 +00:00
NVPTX [NVPTX] Fix emitting aggregate parameters 2014-01-28 18:35:29 +00:00
PowerPC Fix a bug with .weak_def_can_be_hidden: Mutable variables cannot use it. 2014-02-07 16:21:30 +00:00
R600 R600/SI: Initialize M0 and emit S_WQM_B64 whenever DS instructions are used 2014-02-10 16:58:30 +00:00
SPARC [Sparc] Emit relocations for Thread Local Storage (TLS) when integrated assembler is used. 2014-02-07 05:54:20 +00:00
SystemZ XFAIL test/CodeGen/SystemZ/alias-01.ll which requires CodeGen TBAA 2014-01-25 19:31:44 +00:00
Thumb CodeGen: Stop treating vectors as aggregates 2014-01-21 22:46:46 +00:00
Thumb2 Remove -arm-disable-ehabi option 2014-02-07 20:12:49 +00:00
X86 Teach the DAGCombiner how to fold concat_vector nodes when the input is two 2014-02-11 15:42:46 +00:00
XCore XCore target: fix const section handling 2014-02-11 10:36:26 +00:00