mirror of
https://github.com/RPCS3/llvm.git
synced 2025-01-05 19:29:54 +00:00
53355ce574
Add the ARC backend as an experimental target to lib/Target. Reviewed at: https://reviews.llvm.org/D36331 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@311667 91177308-0d34-0410-b5e6-96231b3b80d8
26 lines
679 B
TableGen
26 lines
679 B
TableGen
//===- ARC.td - Describe the ARC Target Machine ------------*- tablegen -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
include "llvm/Target/Target.td"
|
|
|
|
include "ARCRegisterInfo.td"
|
|
include "ARCInstrInfo.td"
|
|
include "ARCCallingConv.td"
|
|
|
|
def ARCInstrInfo : InstrInfo;
|
|
|
|
class Proc<string Name, list<SubtargetFeature> Features>
|
|
: Processor<Name, NoItineraries, Features>;
|
|
|
|
def : Proc<"generic", []>;
|
|
|
|
def ARC : Target {
|
|
let InstructionSet = ARCInstrInfo;
|
|
}
|