Logo
Explore Help
Sign In
RPCS3/llvm
1
0
Fork 0
You've already forked llvm
mirror of https://github.com/RPCS3/llvm.git synced 2026-07-21 03:05:26 -04:00
Code Issues Packages Projects Releases 10 Wiki Activity
Files
b4891447ceaed3f4e23aea23db859a7d032bef34
llvm/test/CodeGen/MIR
T
History
Quentin Colombet 13129166eb [MIR] Teach the parser/printer that generic virtual registers do not need a register class.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@262893 91177308-0d34-0410-b5e6-96231b3b80d8
2016-03-08 01:17:03 +00:00
..
AArch64
When printing MIR, output to errs() rather than outs().
2016-02-19 00:18:46 +00:00
AMDGPU
When printing MIR, output to errs() rather than outs().
2016-02-19 00:18:46 +00:00
ARM
When printing MIR, output to errs() rather than outs().
2016-02-19 00:18:46 +00:00
Generic
When printing MIR, output to errs() rather than outs().
2016-02-19 00:18:46 +00:00
Mips
When printing MIR, output to errs() rather than outs().
2016-02-19 00:18:46 +00:00
NVPTX
When printing MIR, output to errs() rather than outs().
2016-02-19 00:18:46 +00:00
PowerPC
When printing MIR, output to errs() rather than outs().
2016-02-19 00:18:46 +00:00
X86
[MIR] Teach the parser/printer that generic virtual registers do not need a register class.
2016-03-08 01:17:03 +00:00
lit.local.cfg
Resubmit r237954 (MIR Serialization: print and parse LLVM IR using MIR format).
2015-05-27 18:02:19 +00:00
Powered by Gitea Version: 1.26.2 Page: 83ms Template: 1ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API