mirror of
https://github.com/RPCS3/llvm.git
synced 2024-12-23 04:28:30 +00:00
38c6b58eec
Summary: AsmPrinter::EmitInlineAsm() will no longer use the EmitRawText() call for targets with mature MC support. Such targets will always parse the inline assembly (even when emitting assembly). Targets without mature MC support continue to use EmitRawText() for assembly output. The hasRawTextSupport() check in AsmPrinter::EmitInlineAsm() has been replaced with MCAsmInfo::UseIntegratedAs which when true, causes the integrated assembler to parse inline assembly (even when emitting assembly output). UseIntegratedAs is set to true for targets that consider any failure to parse valid assembly to be a bug. Target specific subclasses generally enable the integrated assembler in their constructor. The default value can be overridden with -no-integrated-as. All tests that rely on inline assembly supporting invalid assembly (for example, those that use mnemonics such as 'foo' or 'hello world') have been updated to disable the integrated assembler. Changes since review (and last commit attempt): - Fixed test failures that were missed due to configuration of local build. (fixes crash.ll and a couple others). - Fixed tests that happened to pass because the local build was on X86 (should fix 2007-12-17-InvokeAsm.ll) - mature-mc-support.ll's should no longer require all targets to be compiled. (should fix ARM and PPC buildbots) - Object output (-filetype=obj and similar) now forces the integrated assembler to be enabled regardless of default setting or -no-integrated-as. (should fix SystemZ buildbots) Reviewers: rafael Reviewed By: rafael CC: llvm-commits Differential Revision: http://llvm-reviews.chandlerc.com/D2686 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@201333 91177308-0d34-0410-b5e6-96231b3b80d8
31 lines
1.2 KiB
LLVM
31 lines
1.2 KiB
LLVM
; RUN: llc < %s -mtriple=i386-apple-darwin9 -O0 -optimize-regalloc -regalloc=basic -no-integrated-as | FileCheck %s
|
|
; rdar://6992609
|
|
|
|
; CHECK: movl [[EDX:%e..]], 4(%esp)
|
|
; CHECK: movl [[EDX]], 4(%esp)
|
|
target triple = "i386-apple-darwin9.0"
|
|
@llvm.used = appending global [1 x i8*] [i8* bitcast (i64 (i64)* @_OSSwapInt64 to i8*)], section "llvm.metadata" ; <[1 x i8*]*> [#uses=0]
|
|
|
|
define i64 @_OSSwapInt64(i64 %_data) nounwind {
|
|
entry:
|
|
%retval = alloca i64 ; <i64*> [#uses=2]
|
|
%_data.addr = alloca i64 ; <i64*> [#uses=4]
|
|
store i64 %_data, i64* %_data.addr
|
|
%tmp = load i64* %_data.addr ; <i64> [#uses=1]
|
|
%0 = call i64 asm "bswap %eax\0A\09bswap %edx\0A\09xchgl %eax, %edx", "=A,0,~{dirflag},~{fpsr},~{flags}"(i64 %tmp) nounwind ; <i64> [#uses=1]
|
|
store i64 %0, i64* %_data.addr
|
|
%tmp1 = load i64* %_data.addr ; <i64> [#uses=1]
|
|
store i64 %tmp1, i64* %retval
|
|
%1 = load i64* %retval ; <i64> [#uses=1]
|
|
ret i64 %1
|
|
}
|
|
|
|
; The tied operands are not necessarily in the same order as the defs.
|
|
; PR13742
|
|
define i64 @swapped(i64 %x, i64 %y) nounwind {
|
|
entry:
|
|
%x0 = call { i64, i64 } asm "foo", "=r,=r,1,0,~{dirflag},~{fpsr},~{flags}"(i64 %x, i64 %y) nounwind
|
|
%x1 = extractvalue { i64, i64 } %x0, 0
|
|
ret i64 %x1
|
|
}
|