mirror of
https://github.com/RPCS3/llvm.git
synced 2024-12-28 07:05:03 +00:00
3e59040810
Change current Hexagon MI scheduler to use new converging scheduler. Integrates DFA resource model into it. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@163137 91177308-0d34-0410-b5e6-96231b3b80d8
21 lines
491 B
LLVM
21 lines
491 B
LLVM
; RUN: llc -march=hexagon -mcpu=hexagonv4 -disable-dfa-sched -disable-hexagon-misched < %s | FileCheck %s
|
|
|
|
@num = external global i32
|
|
@acc = external global i32
|
|
@val = external global i32
|
|
|
|
; CHECK: memw(##num)
|
|
; CHECK: memw(##acc)
|
|
; CHECK: memw(##val)
|
|
|
|
define void @foo() nounwind {
|
|
entry:
|
|
%0 = load i32* @num, align 4
|
|
%1 = load i32* @acc, align 4
|
|
%mul = mul nsw i32 %0, %1
|
|
%2 = load i32* @val, align 4
|
|
%add = add nsw i32 %mul, %2
|
|
store i32 %add, i32* @num, align 4
|
|
ret void
|
|
}
|