.. |
AArch64
|
Improve ISel using across lane min/max reduction
|
2015-09-14 16:19:52 +00:00 |
AMDGPU
|
AMDGPU/SI: Fold operands through REG_SEQUENCE instructions
|
2015-09-09 15:43:26 +00:00 |
ARM
|
[ARM] Extract shifts out of multiply-by-constant
|
2015-09-14 15:19:41 +00:00 |
BPF
|
|
|
CPP
|
Fix CPP Backend for GEP API changes for opaque pointer types
|
2015-09-08 18:42:29 +00:00 |
Generic
|
Use function attribute "stackrealign" to decide whether stack
|
2015-09-11 18:54:38 +00:00 |
Hexagon
|
DI: Require subprogram definitions to be distinct
|
2015-08-28 20:26:49 +00:00 |
Inputs
|
DI: Require subprogram definitions to be distinct
|
2015-08-28 20:26:49 +00:00 |
Mips
|
[opaque pointer type] Add textual IR support for explicit type parameter for global aliases
|
2015-09-11 03:22:04 +00:00 |
MIR
|
Fix PR 24724 - The implicit register verifier shouldn't assume certain operand
|
2015-09-10 14:04:34 +00:00 |
MSP430
|
|
|
NVPTX
|
[NVPTX] Let NVPTX backend detect integer min and max patterns.
|
2015-08-26 23:22:02 +00:00 |
PowerPC
|
[opaque pointer type] Add textual IR support for explicit type parameter for global aliases
|
2015-09-11 03:22:04 +00:00 |
SPARC
|
[SPARC] Switch to the Machine Scheduler.
|
2015-09-10 21:49:06 +00:00 |
SystemZ
|
[SystemZ] Fix assertion failure in tryBuildVectorShuffle
|
2015-09-15 14:27:46 +00:00 |
Thumb
|
DI: Require subprogram definitions to be distinct
|
2015-08-28 20:26:49 +00:00 |
Thumb2
|
Distribute the weight on the edge from switch to default statement to edges generated in lowering switch.
|
2015-09-01 01:42:16 +00:00 |
WebAssembly
|
[WebAssembly] Implement int64-to-int32 conversion.
|
2015-09-15 00:55:19 +00:00 |
WinEH
|
[IR] Print the label operands of a catchpad like an invoke
|
2015-09-11 17:27:52 +00:00 |
X86
|
[ShrinkWrapping] Add a test case for r247710.
|
2015-09-15 18:51:43 +00:00 |
XCore
|
[opaque pointer type] Add textual IR support for explicit type parameter for global aliases
|
2015-09-11 03:22:04 +00:00 |